{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:16:31Z","timestamp":1725470191766},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_5","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T09:54:06Z","timestamp":1157536446000},"page":"47-55","source":"Crossref","is-referenced-by-count":0,"title":["Circuit Design Style for Energy Efficiency: LSDL and Compound Domino"],"prefix":"10.1007","author":[{"given":"Xiao Yan","family":"Yu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Montoye","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kevin","family":"Nowka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bart","family":"Zeydel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vojin","family":"Oklobdzija","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"5_CR1","unstructured":"Oklobdzija, V.G., et al.: Energy-Delay Estimation Technique for High-Performance Microprocessor VLSI Adders. In: Proceedings of the International Symposium on Computer Arithmetic, ARITH-16, Santiago de Compostela, Spain, June \u00a015-18 (2003)"},{"issue":"6","key":"5_CR2","doi-asserted-by":"publisher","first-page":"754","DOI":"10.1109\/TVLSI.2005.848819","volume":"13","author":"V.G. Oklobdzija","year":"2005","unstructured":"Oklobdzija, V.G., et al.: Comparison of High-Performance VLSI Adders in Energy-Delay Space. IEEE Transaction on VLSI Systems\u00a013(6), 754\u2013758 (2005)","journal-title":"IEEE Transaction on VLSI Systems"},{"key":"5_CR3","unstructured":"Montoye, R., et al.: A Double Precision Floating Point Multiply, Digest of Technical Papers. In: 2003 IEEE International Solid-State Circuits Conference, San Francisco (February 2003)"},{"key":"5_CR4","unstructured":"Houston, T.W., et al.: Compound Domino CMOS Circuit, U.S. Patent No. 5,015,882 (Issued: May 14, 1991)"},{"key":"5_CR5","unstructured":"Horowitz, M.: VLSI Scaling for Architects, Presentation slides, Computer Systems Laboratory, Stanford University"},{"key":"5_CR6","volume-title":"The Computer Engineering Handbook","author":"K.J. Nowka","year":"2002","unstructured":"Nowka, K.J.: Issues in High-Performance Processor Design. In: Oklobdzija, V.G. (ed.) The Computer Engineering Handbook. CRC Press Inc., Boca Raton (2002)"},{"key":"5_CR7","unstructured":"Interconnect, International Technology Roadmap for Semiconductors (ITRS) (2005)"},{"key":"5_CR8","volume-title":"Advanced Research in VLSI","author":"I.E. Sutherland","year":"1991","unstructured":"Sutherland, I.E., Sproull, R.F.: Logical Effort: Designing for Speed on the Back of an Envelope. In: Sequin, C.H. (ed.) Advanced Research in VLSI. MIT Press, Cambridge (1991)"},{"issue":"8","key":"5_CR9","doi-asserted-by":"publisher","first-page":"786","DOI":"10.1109\/TC.1973.5009159","volume":"C-22","author":"P.M. Kogge","year":"1973","unstructured":"Kogge, P.M., Stone, H.S.: A parallel algorithm for the efficient solution of a general class of recurrence equations. IEEE Trans. Computers\u00a0C-22(8), 786\u2013793 (1973)","journal-title":"IEEE Trans. Computers"},{"key":"5_CR10","doi-asserted-by":"publisher","first-page":"156","DOI":"10.1147\/rd.252.0156","volume":"25","author":"H. Ling","year":"1981","unstructured":"Ling, H.: High-Speed Binary Adder. IBM J. Res. Dev.\u00a025, 156\u2013166 (1981)","journal-title":"IBM J. Res. Dev."},{"key":"5_CR11","unstructured":"Park, J., et al.: 470ps 64-bit Parallel Binary Adder. In: Digest of Technical Papers of 2000 Symposium on VLSI Circuits (2000)"},{"key":"5_CR12","doi-asserted-by":"crossref","unstructured":"Mathew, S.K., et al.: Sub-500-ps 64-b ALUs in 0.18-(m SOI\/bulk CMOS: design and scaling trends. IEEE Journal of Solid-State Circuits\u00a011 (November 2001)","DOI":"10.1109\/4.962283"},{"key":"5_CR13","doi-asserted-by":"crossref","unstructured":"Mathew, S., et al.: A 4-GHZ 130-nm address generation unit with 32-bit sparse-tree adder core. IEEE Journal of Solid-State Circuits\u00a038(5) (May 2003)","DOI":"10.1109\/JSSC.2003.810056"},{"key":"5_CR14","unstructured":"Mathew, S., et al.: A 4GHZ 300mW 64b Integer Execution ALU with Dual Supply Voltage in 90nm CMOS. Digest of Technical Papers of 2004 IEEE International Solid-State Circuit Conference, San Francisco (February 2004)"},{"key":"5_CR15","doi-asserted-by":"crossref","unstructured":"Shimazaki, Y., et al.: A shared-well dual-supply-voltage 64-bit ALU. IEEE Journal of Solid-State Circuits\u00a039(3) (March 2004)","DOI":"10.1109\/JSSC.2003.822775"},{"key":"5_CR16","unstructured":"Zeydel, B.R., et al.: Efficient Mapping of Addition Recurrence Algorithms in CMOS. In: 17th IEEE Symposium on Computer Arithmetic, June 27-29 (2005)"},{"key":"5_CR17","doi-asserted-by":"crossref","unstructured":"Dimitrakopoulos, G., Nikolos, D.: High Speed Parallel-Prefix VLSI Ling Adders. IEEE Transactions on Computers (February 2005)","DOI":"10.1109\/TC.2005.26"},{"key":"5_CR18","doi-asserted-by":"crossref","unstructured":"Averill, R.M., et al.: Chip Integration Methodology for the IBM S\/390 G5 and G6 Custom Microprocessors. IBM Journal of Research and Development\u00a043(5\/6) (1999)","DOI":"10.1147\/rd.435.0681"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T13:14:32Z","timestamp":1558271672000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/11847083_5","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}