{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T20:10:30Z","timestamp":1736539830700,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_50","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T13:54:06Z","timestamp":1157550846000},"page":"514-523","source":"Crossref","is-referenced-by-count":0,"title":["A Technique to Reduce Static and Dynamic Power of Functional Units in High-Performance Processors"],"prefix":"10.1007","author":[{"given":"Guadalupe","family":"Mi\u00f1ana","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos\u00e9 Ignacio","family":"Hidalgo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oscar","family":"Garnica","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan","family":"Lanchares","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos\u00e9 Manuel","family":"Colmenar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sonia","family":"L\u00f3pez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"50_CR1","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1145\/350853.350856","volume":"2","author":"D. Brooks","year":"2000","unstructured":"Brooks, D., Martonosi, M.: Value-based clock gating and operation packing: dynamic strategies for improving processor power and performance. ACM Transaction on Computer Systems\u00a0(2), 89 (2000)","journal-title":"ACM Transaction on Computer Systems"},{"key":"50_CR2","doi-asserted-by":"crossref","unstructured":"Seng, J.S., Tune, E.S., Tullsen, D.M.: Reducing power with dynamic critical path information. In: Proceedings of the 34th annual ACM\/IEEE international symposium on Micro architecture, p. 114","DOI":"10.1109\/MICRO.2001.991110"},{"key":"50_CR3","doi-asserted-by":"crossref","unstructured":"Choi, J., Jeon, J., Choi, K.: Power minimization of functional units partially guarded computation. In: Proceedings of the 2000 international symposium on Low power electronics and design, pp. 131\u2013136 (2000)","DOI":"10.1145\/344166.344549"},{"issue":"4","key":"50_CR4","doi-asserted-by":"publisher","first-page":"435","DOI":"10.1109\/TVLSI.2003.809138","volume":"10","author":"O.-C. Chen","year":"2002","unstructured":"Chen, O.-C., Sheen, R.-B., Wang, S.: A low-power adder operating on effective dynamic data ranges. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a010(4), 435\u2013453 (2002)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"50_CR5","unstructured":"Haga, S., Reeves, N., Barua, R., Marculescu, D.: Dynamic functional unit assignment for low power. In: Design, Automation and Test in Europe Conference and Exhibition (DATE 2003), pp. 03\u201307 (2003)"},{"key":"50_CR6","doi-asserted-by":"crossref","unstructured":"Austin, T., Larson, E., Ernst, D.: SimpleScalar. An Infrastructure for Computer System Modelling. Computer IEEE Journal, 59\u201367 (February 2002)","DOI":"10.1109\/2.982917"},{"key":"50_CR7","unstructured":"Perelman, E., Hamerly, G., Calder, B.: Picking statistically valid and early simulation points. In: The International Conference on Parallel Architectures and Compilation Techniques (2003)"},{"key":"50_CR8","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A framework for architectural level power analysis and optimizations. In: Proceedings of the 27th International Symposium on Computer Architecture, pp. 83\u201394 (2000)","DOI":"10.1145\/342001.339657"},{"key":"50_CR9","unstructured":"Gonzalez, J., Skadron, K.: Power-aware design for high-performance processors. In: 2004 International Symposium on High-Performance Computer Architecture (2004)"},{"key":"50_CR10","unstructured":"Vazquez, M.: Power-Performance Tradeoffs In Digital Arithmetic Circuits. Summer Undergraduate Program in Engineering Research at Berkeley SUPERB, University of Puerto Rico- Mayaguez. Electrical Engineering (summer 2003)"},{"key":"50_CR11","doi-asserted-by":"crossref","unstructured":"Borkar, S.: Desing challenges of technology scalling. IEEE Micro\u00a0(4) (July 1999)","DOI":"10.1109\/40.782564"},{"key":"50_CR12","unstructured":"Thompson, S., Packan, P., Bohr, M.: MOS scaling: Transistor challenges for the 21st century. Intel Technology Journal (1998)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_50","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:40:29Z","timestamp":1736538029000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_50"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/11847083_50","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}