{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:16:08Z","timestamp":1725470168262},"publisher-location":"Berlin, Heidelberg","reference-count":26,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_54","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T13:54:06Z","timestamp":1157550846000},"page":"553-562","source":"Crossref","is-referenced-by-count":0,"title":["Improving Energy Efficiency Via Speculative Multithreading on MultiCore Processors"],"prefix":"10.1007","author":[{"given":"Toshinori","family":"Sato","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuu","family":"Tanaka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hidenori","family":"Sato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toshimasa","family":"Funaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takenori","family":"Koushiro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akihiro","family":"Chiyonobu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"Bhargava, R., John, L.: Latency and energy aware value prediction for high-frequency processors. In: 16th International Conference on Supercomputing (June 2002)","key":"54_CR1","DOI":"10.1145\/514191.514201"},{"doi-asserted-by":"crossref","unstructured":"Borkar, S.: Microarchitecture and design challenges for gigascale integration. In: 37th International Symposium on Microarchitecture, Keynote (December 2004)","key":"54_CR2","DOI":"10.1109\/MICRO.2004.24"},{"doi-asserted-by":"crossref","unstructured":"Chandrakasan, A.P., Brodersen, R.W.: Minimizing power consumption in digital CMOS circuits. Proceedings of IEEE\u00a083(4) (April 1995)","key":"54_CR3","DOI":"10.1109\/5.371964"},{"unstructured":"Chaparro, P., Gonzalez, J., Gonzalez, A.: Thermal-effective clustered microarchitecture. In: 1st Workshop on Temperature Aware Computer System (June 2004)","key":"54_CR4"},{"unstructured":"Codrescu, L., Wills, D.: On dynamic speculative thread partitioning and the MEM-slicing algorithm. In: 8th International Conference on Parallel Architectures and Compilation Techniques (October 1999)","key":"54_CR5"},{"doi-asserted-by":"crossref","unstructured":"Edahiro, M., Matsushita, S., Yamashina, M., Nishi, N.: A single-chip multi-processor for smart terminals. IEEE Micro\u00a020(4) (July-August 2000)","key":"54_CR6","DOI":"10.1109\/MM.2000.865862"},{"unstructured":"Fleischmann, M.: LongRun power management, white paper, Transmeta Corporation (January 2001)","key":"54_CR7"},{"unstructured":"Flynn, D.: Intelligent energy management: an SoC design based on ARM926EJ-S. In: 15th Hot Chips (August 2003)","key":"54_CR8"},{"key":"54_CR9","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-1039-0","volume-title":"Multiscalar processors","author":"M. Franklin","year":"2003","unstructured":"Franklin, M.: Multiscalar processors. Kluwer Academic Publishers, Dordrecht (2003)"},{"unstructured":"Gochman, S., Ronen, R., Anati, I., Berkovits, A., Kurts, T., Naveh, A., Saeed, A., Sperber, Z., Valentine, R.C.: The Intel Pentium M processor: microarchitecture and performance. Intel Technology Journal\u00a07(2) (May 2003)","key":"54_CR10"},{"unstructured":"Guthaus, M.R., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge, T., Brown, B.: MiBench: a free, commercially representative embedded benchmark suite. In: 4th Workshop on Workload Characterization (December 2001)","key":"54_CR11"},{"doi-asserted-by":"crossref","unstructured":"Kaneko, S., Sawai, K., Masui, N., Ishimi, K., Itou, T., Satou, M., Kondo, H., Okumura, N., Takata, Y., Takata, H., Sakugawa, M., Higuchi, T., Ohtani, S., Sakamoto, K., Ishikawa, N., Nakajima, M., Iwata, S., Hayase, K., Nakano, S., Nakazawa, S., Tomisawa, O., Shimizu, T.: A 600 MHz single-chip multiprocessor with 4.8 GB\/s internal shared pipelined bus and 512 kB internal memory. In: International Solid State Circuits Conference (February 2005)","key":"54_CR12","DOI":"10.1109\/JSSC.2003.820866"},{"doi-asserted-by":"crossref","unstructured":"Kuroda, T., Fujita, T., Mita, S., Nagamatsu, T., Yoshioka, S., Sano, F., Norishima, M., Murota, M., Kato, M., Kinugasa, M., Kakumu, M., Sakurai, T.: A 0.9V, 150MHz, 10mW, 4mm2, 2-D discrete cosine transform core processor with variable-threshold-voltage scheme. In: International Solid State Circuit Conference (February 1996)","key":"54_CR13","DOI":"10.1109\/JSSC.1996.542322"},{"unstructured":"Larson, E., Chatterjee, S., Austin, T.: MASE: a novel infrastructure for detailed microarchitectural modeling. In: International Symposium on Performance Analysis of Systems and Software (November 2001)","key":"54_CR14"},{"doi-asserted-by":"crossref","unstructured":"Lipasti, M.H., Wilkerson, C.B., Shen, J.P.: Value locality and load value prediction. In: 7th International Conference on Architectural Support for Programming Languages and Operation Systems (October 1996)","key":"54_CR15","DOI":"10.1145\/237090.237173"},{"unstructured":"Moreno, R., Pinuel, L., Del-Pino, S., Tirado, F.: A power perspective of value speculation for superscalar microprocessors. In: 19th International Conference on Computer Design (September 2000)","key":"54_CR16"},{"unstructured":"Pilla, M.L., da Costa, A.T., Franca, F.M.G., Navaux, P.O.A.: Predicting trace inputs with dynamic trace memoization: determining speedup upper bounds. In: 10th International Conference on Parallel Architectures and Compilation Techniques, WiP session (September 2001)","key":"54_CR17"},{"unstructured":"Rattner, J.: Electronics in the Internet age. In: 10th International Conference on Parallel Architectures and Compilation Techniques, Keynote (September 2001)","key":"54_CR18"},{"doi-asserted-by":"crossref","unstructured":"Sam, N.B., Burtscher, M.: On the energy-efficiency of speculative hardware. In: International Conference on Computing Frontiers (May 2005)","key":"54_CR19","DOI":"10.1145\/1062261.1062320"},{"unstructured":"Sato, T., Arita, I.: Contrail processors for converting high-performance into energy-efficiency. In: 10th International Conference on Parallel Architectures and Compilation Techniques, WiP session (September 2001)","key":"54_CR20"},{"unstructured":"Shiota, T., Kawasaki, K., Kawabe, Y., Shibamoto, W., Sato, A., Hashimoto, T., Hayakawa, F., Tago, S., Okano, H., Nakamura, Y., Miyake, H., Suga, A., Takahashi, H.: A 51.2GOPS, 1.0GB\/s-DMA single-chip multi-processor integrating quadruple 8-way VLIW processors. In: International Solid State Circuits Conference (February 2005)","key":"54_CR21"},{"doi-asserted-by":"crossref","unstructured":"Sundaramoorthy, K., Purser, Z., Rotenberg, E.: Slipstream processors: improving both performance and fault tolerance. In: 9th International Conference on Architectural Support for Programming Languages and Operating Systems (November 2000)","key":"54_CR22","DOI":"10.1145\/378993.379247"},{"doi-asserted-by":"crossref","unstructured":"Tanaka, Y., Sato, T., Koushiro, T.: The potential in energy efficiency of a speculative chip-multiprocessor. In: 16th Symposium on Parallelism in Algorithms and Architectures (June 2004)","key":"54_CR23","DOI":"10.1145\/1007912.1007956"},{"unstructured":"Torii, S., Suzuki, S., Tomonaga, H., Tokue, T., Sakai, J., Suzuki, N., Murakami, K., Hiraga, T., Shigemoto, K., Tatebe, Y., Obuchi, E., Kayama, N., Edahiro, E., Kusano, T., Nishi, N.: A 600MIPS 120mW 70A leakage triple-CPU mobile application processor chip. In: International Solid State Circuits Conference (February 2005)","key":"54_CR24"},{"unstructured":"Transmeta Corporation: LongRun2 technology, http:\/\/www.transmeta.com\/longrun2\/","key":"54_CR25"},{"unstructured":"Zilles, C., Sohi, G.S.: Master\/slave speculative parallelization. In: 35th International Symposium on Microarchitecture (November 2002)","key":"54_CR26"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_54","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,8]],"date-time":"2023-05-08T19:35:55Z","timestamp":1683574555000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_54"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/11847083_54","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}