{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:16:54Z","timestamp":1725470214423},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_57","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T13:54:06Z","timestamp":1157550846000},"page":"583-592","source":"Crossref","is-referenced-by-count":6,"title":["QDI Latches Characteristics and Asynchronous Linear-Pipeline Performance Analysis"],"prefix":"10.1007","author":[{"given":"Eslam","family":"Yahya","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Renaudin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"57_CR1","unstructured":"Andrew Lines: Pipelined Asynchronous Circuits. Master Thesis (1995)"},{"key":"57_CR2","unstructured":"Yahya, E., Renaudin, M.: Asynchronous Buffers Characteristics: Molding and Design. Research Report, TIMA-RR\u201306\/-01\u2013FR (2006)"},{"key":"57_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"137","DOI":"10.1007\/978-3-540-45238-6_12","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2003","author":"J.J.A. Fournier","year":"2003","unstructured":"Fournier, J.J.A., Moore, S., Li, H., Mullins, R., Taylor, G.: Security Evaluation of Asynchronous Circuits. In: Walter, C.D., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2003. LNCS, vol.\u00a02779, pp. 137\u2013151. Springer, Heidelberg (2003)"},{"key":"57_CR4","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-3385-3","volume-title":"Principles of Asynchronous Circuit Design. A System Perspective.","author":"J. Spars\u00d8","year":"2001","unstructured":"Spars\u00d8, J., Furber, S.: Principles of Asynchronous Circuit Design. A System Perspective. Kluwer Academic Publishers, Dordrecht (2001)"},{"key":"57_CR5","unstructured":"Renaudin, M., Leonardo, J.: Asynchronous Circuits Design: An Architectural Approach (2003)"},{"key":"57_CR6","volume-title":"Proceedings of ISQED 2002","author":"P.A. Beerel","year":"2002","unstructured":"Beerel, P.A.: Asynchronous Circuits: An Increasingly Practical Design Solution. In: Proceedings of ISQED 2002. IEEE Computer Society, Los Alamitos (2002)"},{"issue":"2","key":"57_CR7","doi-asserted-by":"publisher","first-page":"247","DOI":"10.1109\/92.502196","volume":"4","author":"S.B. Furber","year":"1996","unstructured":"Furber, S.B., Day, P.: Four-Phase Micropipline Latch Control Circuits. IEEE Transitions on VLSI Systems\u00a04(2), 247\u2013253 (1996)","journal-title":"IEEE Transitions on VLSI Systems"},{"key":"57_CR8","unstructured":"Williams, T.: Latency and Throughput Tradeoffs in Self-Timed Speed-Independent Pipelines and Rings. Technical Report No. CSL-TR-90-431 (1990)"},{"key":"57_CR9","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1007\/BF02108187","volume":"7","author":"T. Williams","year":"1994","unstructured":"Williams, T.: Perfoemance of Itrative Computation in Self-Timed Rings. Journal of VLSI Signal Processing\u00a07, 17\u201331 (1994)","journal-title":"Journal of VLSI Signal Processing"},{"key":"57_CR10","doi-asserted-by":"crossref","unstructured":"Van Berkel, C.H(K.), Josephs, M.B., Nowick, S.M.: Scanning the Technology. Applications of Asynchronous Circuits. Proceedings of the IEEE\u00a087(2) (1999)","DOI":"10.1109\/5.740016"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_57","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T17:13:25Z","timestamp":1558286005000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_57"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/11847083_57","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}