{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:16:28Z","timestamp":1725470188037},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_59","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T13:54:06Z","timestamp":1157550846000},"page":"603-613","source":"Crossref","is-referenced-by-count":6,"title":["Adaptive Coding in Networks-on-Chip: Transition Activity Reduction Versus Power Overhead of the Codec Circuitry"],"prefix":"10.1007","author":[{"given":"Jos\u00e9 C. S.","family":"Palma","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leandro Soares","family":"Indrusiak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernando G.","family":"Moraes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alberto Garcia","family":"Ortiz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manfred","family":"Glesner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo A. L.","family":"Reis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"59_CR1","doi-asserted-by":"crossref","unstructured":"Iyer, A., Marculescu, D.: Power and performance evaluation of globally asynchronous locally synchronous processors. In: 29th Annual International Symposium on Computer Architecture (ISCA), May 2002, pp. 158\u2013168 (2002)","DOI":"10.1145\/545214.545233"},{"key":"59_CR2","doi-asserted-by":"crossref","unstructured":"Dally, W., Towles, B.: Route packets, not wires: On-chip interconnection networks. In: Design Automation Conference (DAC), pp. 684\u2013689 (June 2001)","DOI":"10.1145\/378239.379048"},{"key":"59_CR3","doi-asserted-by":"publisher","first-page":"570","DOI":"10.1109\/5.371967","volume":"83","author":"D. Singh","year":"1995","unstructured":"Singh, D., Rabaey, J.M., Pedram, M., Catthoor, F., Rajgopal, S., Sehgal, N., Mozdzen, T.J.: Power conscious cad tool and methodologies: A perspective. Proc. IEEE\u00a083, 570\u2013594 (1995)","journal-title":"Proc. IEEE"},{"key":"59_CR4","doi-asserted-by":"crossref","unstructured":"Pedram, M.: Power minimization in IC design. ACM Trans. Design Automat. Electron. Syst.\u00a01(1) (January 1996)","DOI":"10.1145\/225871.225877"},{"key":"59_CR5","doi-asserted-by":"publisher","first-page":"196","DOI":"10.1145\/1081081.1081131","volume-title":"18th Symposium on Integrated Circuits and Systems Design - SBCCI 2005","author":"J.C. Palma","year":"2005","unstructured":"Palma, J.C., Marcon, C.A., Moraes, F., Calazans, N.L., Reis, R.A., Susin, A.A.: Mapping Embedded Systems onto NoCs - The Traffic Effect on Dynamic Energy Estimation. In: 18th Symposium on Integrated Circuits and Systems Design - SBCCI 2005, pp. 196\u2013201. ACM Press, New York (2005)"},{"issue":"1","key":"59_CR6","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1016\/j.vlsi.2004.03.003","volume":"38","author":"F. Moraes","year":"2004","unstructured":"Moraes, F., Calazans, N., Mello, A., M\u00f6ller, L., Ost, L.: HERMES: An infrastructure for low area overhead packet-switching networks on chip. The VLSI Journal Integration (VJI)\u00a038(1), 69\u201393 (2004)","journal-title":"The VLSI Journal Integration (VJI)"},{"issue":"9","key":"59_CR7","doi-asserted-by":"publisher","first-page":"969","DOI":"10.1109\/43.863637","volume":"19","author":"L. Benini","year":"2000","unstructured":"Benini, L., Macii, A., Macii, E., Poncino, M., Scarsi, R.: Architecture and Synthesis Algo-rithms for Power-Efficient Bus Interfaces. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions\u00a019(9), 969\u2013980 (2000)","journal-title":"Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions"},{"issue":"1","key":"59_CR8","doi-asserted-by":"publisher","first-page":"49","DOI":"10.1109\/92.365453","volume":"3","author":"M.R. Stan","year":"1995","unstructured":"Stan, M.R., Burleson, W.P.: Bus-Invert Coding for Low-Power I\/O. VLSI Systems, IEEE Transactions\u00a03(1), 49\u201358 (1995)","journal-title":"VLSI Systems, IEEE Transactions"},{"key":"59_CR9","doi-asserted-by":"crossref","unstructured":"Ost, L., Mello, A., Palma, J., Moraes, F., Calazans, N.: MAIA - A Framework for Networks on Chip Generation and Verification. ASP-DAC (January 2005)","DOI":"10.1145\/1120725.1120741"},{"key":"59_CR10","unstructured":"Brooks, C., Lee, E.A., Liu, X., Neuendorffer, S., Zhao, Y., Zheng, H.: Heterogeneous Concurrent Modeling and Design in Java (vol. 1: Introduction to Ptolemy II). Technical Memorandum UCB\/ERL M05\/21, University of California, Berkeley, CA, USA 94720 (July 15, 2005)"},{"issue":"5","key":"59_CR11","doi-asserted-by":"publisher","first-page":"634","DOI":"10.1109\/5.929648","volume":"89","author":"D. Sylvester","year":"2001","unstructured":"Sylvester, D., Chenming, W.: Analytical modeling and characterization of deep-submicrometer interconnect. Proceedings of the IEEE\u00a089(5), 634\u2013664 (2001)","journal-title":"Proceedings of the IEEE"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_59","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T17:13:18Z","timestamp":1558285998000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_59"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/11847083_59","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}