{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:16:48Z","timestamp":1725470208023},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_6","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T09:54:06Z","timestamp":1157536446000},"page":"56-65","source":"Crossref","is-referenced-by-count":4,"title":["Accurate PTV, State, and ABB Aware RTL Blackbox Modeling of Subthreshold, Gate, and PN-Junction Leakage"],"prefix":"10.1007","author":[{"given":"Domenik","family":"Helms","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marko","family":"Hoyer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wolfgang","family":"Nebel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"6_CR1","doi-asserted-by":"crossref","unstructured":"Roy, K., Mukhopadhyay, S., Mahmoodi-Meimand, H.: Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicrometer CMOS Circuits. Proc. of the IEEE\u00a091(2) (2003)","DOI":"10.1109\/JPROC.2002.808156"},{"key":"6_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1007\/978-3-540-30205-6_5","volume-title":"Integrated Circuit and System Design","author":"D. Helms","year":"2004","unstructured":"Helms, D., Schmidt, E., Nebel, W.: Leakage in CMOS Circuits \u2013 An Introduction. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds.) PATMOS 2004. LNCS, vol.\u00a03254, pp. 17\u201335. Springer, Heidelberg (2004)"},{"key":"6_CR3","unstructured":"The Berkeley Device Group, www-device.eecs.berkeley.edu"},{"key":"6_CR4","doi-asserted-by":"crossref","unstructured":"Narendra, S., De, V., Borkar, S., Antoniadis, D., Chandrakasan, A.: Full-Chip Sub-threshold Leakage Power Prediction Model for sum-0.18\u03bcm CMOS. In: ISLPED (2002)","DOI":"10.1109\/LPE.2002.146702"},{"key":"6_CR5","doi-asserted-by":"crossref","unstructured":"Borkar, S., Karnik, T., Narendra, S., Tschanz, J., Keshavari, A., De, V.: Parameter Variations and Impact on Microarchitecture. In: DAC (2003)","DOI":"10.1145\/775919.775920"},{"key":"6_CR6","volume-title":"A Self-Consistent Junction Temperature Estimation Methodology for Nanometer Scale ICs with Implications for Performance and Thermal Management","author":"K. Banerjee","year":"2003","unstructured":"Banerjee, K., Lin, S.-C., Keshavarzi, A., Narendra, S., De, V.: A Self-Consistent Junction Temperature Estimation Methodology for Nanometer Scale ICs with Implications for Performance and Thermal Management. IEEE, Los Alamitos (2003)"},{"key":"6_CR7","doi-asserted-by":"crossref","unstructured":"Ashouei, M., Chatterjee, A., Singh, A.D., De, V., Mak, T.M.: Statistical Estimation of Correlated Leakage Power Variation and Its Application to Leakage-Aware Design. In: VLSI Design (2006)","DOI":"10.1109\/VLSID.2006.152"},{"key":"6_CR8","doi-asserted-by":"crossref","unstructured":"Rao, R.M., Burns, J.L., Devgan, A., Brown, R.B.: Efficient techniques for gate leakage estimation. In: ISLPED (2003)","DOI":"10.1145\/871506.871533"},{"key":"6_CR9","doi-asserted-by":"crossref","unstructured":"Su, H., Liu, F., Devgan, A., Acar, E., Nassif, S.R.: Full chip leakage estimation considering power supply and temperature variations. In: ISLPED (2003)","DOI":"10.1145\/871506.871529"},{"key":"6_CR10","doi-asserted-by":"crossref","unstructured":"Acar, E., Devgan, A., Rao, R., Liu, Y., Su, H., Nassif, S.R., Burns, J.L.: Leakage and leakage sensitivity computation for combinational circuits. In: ISLPED (2003)","DOI":"10.1145\/871506.871532"},{"key":"6_CR11","doi-asserted-by":"crossref","unstructured":"Srivastava, A., Bai, R., Blaauw, D., Sylvester, D.: Modeling and analysis of leakage power considering within-die process variations. In: ISLPED (2002)","DOI":"10.1109\/LPE.2002.146711"},{"key":"6_CR12","unstructured":"Rao, R.R., Srivastava, A., Blaauw, D., Sylvester, D.: Statistical estimation of leakage current considering inter- and intra-die process variation. In: ISLPED (2005)"},{"key":"6_CR13","doi-asserted-by":"crossref","unstructured":"Rao, R.R., Srivastava, A., Blaauw, D., Sylvester, D.: Statistical analysis of subthreshold leakage current for VLSI circuits. IEEE Trans. VLSI Syst. (2004)","DOI":"10.1109\/TVLSI.2003.821549"},{"key":"6_CR14","doi-asserted-by":"crossref","unstructured":"Rao, R.R., Devgan, A., Blaauw, D., Sylvester, D.: Parametric yield estimation considering leakage variability. In: DAC (2004)","DOI":"10.1145\/996566.996693"},{"key":"6_CR15","doi-asserted-by":"crossref","unstructured":"Srivastava, A., Shah, S., Agarwal, K., Sylvester, D., Blaauw, D., Director, S.W.: Accurate and efficient gate-level parametric yield estimation considering correlated variations in leakage power and performance. In: DAC (2005)","DOI":"10.1145\/1065579.1065718"},{"key":"6_CR16","doi-asserted-by":"crossref","unstructured":"Lee, D., Kwong, W., Blaauw, D., Sylvester, D.: Analysis and minimization techniques for total leakage considering gate oxide leakage. In: DAC (2003)","DOI":"10.1145\/775832.775878"},{"key":"6_CR17","doi-asserted-by":"crossref","unstructured":"Mukhopadhyay, S., Raychowdhury, A., Roy, K.: Accurate Estimation of Total Leakage Current in Scaled CMOS Logic Circuits Based on Compact Current Modeling. In: DAC (2003)","DOI":"10.1145\/775832.775877"},{"key":"6_CR18","doi-asserted-by":"crossref","unstructured":"Mukhopadhyay, S., Roy, K.: Modeling and Estimation of Total Leakage Current in Nano-scaled CMOS Devices Considering the Effect of Parameter Variation. In: ISLPED (2003)","DOI":"10.1145\/871546.871549"},{"key":"6_CR19","doi-asserted-by":"crossref","unstructured":"Helms, D., Ehmen, G., Nebel, W.: Analysis and Modeling of Subthreshold Leakage of RT-Components under PTV and State Variation. In: ISLPED (2006)","DOI":"10.1145\/1165573.1165628"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_6.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T14:42:03Z","timestamp":1605624123000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/11847083_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}