{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T20:10:30Z","timestamp":1736539830763,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_60","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T13:54:06Z","timestamp":1157550846000},"page":"614-623","source":"Crossref","is-referenced-by-count":5,"title":["A Novel Methodology to Reduce Leakage Power in CMOS Complementary Circuits"],"prefix":"10.1007","author":[{"given":"Preetham","family":"Lakshmikanthan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adrian","family":"Nu\u00f1ez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"60_CR1","volume-title":"Low-Power CMOS VLSI Circuit Design","author":"K. Roy","year":"2000","unstructured":"Roy, K., Prasad, S.: Low-Power CMOS VLSI Circuit Design. Wiley-Interscience, New York (2000)"},{"key":"60_CR2","volume-title":"Digital Integrated Circuits - A Design Perspective","author":"J. Rabaey","year":"2002","unstructured":"Rabaey, J., Chandrakasan, A., Nikolic, B.: Digital Integrated Circuits - A Design Perspective, 2nd edn. Prentice Hall Publishers, New Jersey (2002)","edition":"2"},{"key":"60_CR3","doi-asserted-by":"publisher","DOI":"10.1007\/b101914","volume-title":"Power Aware Design Methodologies","author":"M. Pedram","year":"2002","unstructured":"Pedram, M., Rabaey, J.: Power Aware Design Methodologies. Kluwer Academic Publishers, Massachusetts (2002)"},{"key":"60_CR4","doi-asserted-by":"crossref","unstructured":"Benini, L., Micheli, G.D., Macii, E.: Designing low-power circuits: Practical recipes. IEEE Circuits and Systems Magazine\u00a01(1), 6\u201325 (January 2001)","DOI":"10.1109\/7384.928306"},{"issue":"4","key":"60_CR5","first-page":"509","volume":"E88-C","author":"F. Fallah","year":"2005","unstructured":"Fallah, F., Pedram, M.: Standby and active leakage current control and minimization in cmos vlsi circuits. IEICE Transactions on Electronics, Special Section on Low-Power LSI and Low-Power IP\u00a0E88-C(4), 509\u2013519 (2005)","journal-title":"IEICE Transactions on Electronics, Special Section on Low-Power LSI and Low-Power IP"},{"key":"60_CR6","unstructured":"International technology roadmap for semiconductors (itrs-05) (2005), http:\/\/www.itrs.net\/Common\/ITRS\/Design2005.pdf"},{"key":"60_CR7","unstructured":"Borkar, S.: Gigascale integration, http:\/\/www.intel.com\/cd\/ids\/developer\/asmo-na\/eng\/strategy\/182440.htm?page=2"},{"issue":"7","key":"60_CR8","doi-asserted-by":"publisher","first-page":"1009","DOI":"10.1109\/4.848210","volume":"35","author":"J. Kao","year":"2000","unstructured":"Kao, J., Chandrakasan, A.: Dual-threshold voltage techniques for low-power digital circuits. IEEE Journal of Solid-State Circuits\u00a035(7), 1009\u20131018 (2000)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"60_CR9","doi-asserted-by":"crossref","unstructured":"Ye, Y., Borkar, S., De, V.: A new technique for standby leakage reduction in high-performance circuits. In: IEEE Symposium on VLSI Circuits Digest of Technical Papers, pp. 40\u201341 (June 1998)","DOI":"10.1109\/VLSIC.1998.687996"},{"issue":"2","key":"60_CR10","doi-asserted-by":"publisher","first-page":"501","DOI":"10.1109\/JSSC.2003.821776","volume":"39","author":"S. Narendra","year":"2004","unstructured":"Narendra, S., De, V., Borkar, S., Antoniadis, D., Chandrakasan, A.: Full-chip subthreshold leakage power prediction and reduction techniques for sub-0.18-\u03bcm cmos. IEEE Journal of Solid-State Circuits\u00a039(2), 501\u2013510 (2004)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"60_CR11","doi-asserted-by":"crossref","unstructured":"Kursun, V., Friedman, E.: Node voltage dependent subthreshold leakage current characteristics of dynamic circuits. In: Proceedings of the 5th International Symposium on Quality Electronic Design, pp. 104\u2013109 (March 2004)","DOI":"10.1109\/ISQED.2004.1283658"},{"key":"60_CR12","doi-asserted-by":"crossref","unstructured":"Kursun, V., Friedman, E.: Energy efficient dual threshold voltage dynamic circuits employing sleep switches to minimize subthreshold leakage. In: Proceedings of the IEEE International Symposium on Circuits and Systems, vol.\u00a02, pp. 417\u2013420 (May 2004)","DOI":"10.1109\/ISCAS.2004.1329297"},{"key":"60_CR13","unstructured":"Tsmc processes through mosis, http:\/\/www.mosis.org\/products\/fab\/vendors\/tsmc"},{"key":"60_CR14","doi-asserted-by":"crossref","unstructured":"He, L., Liao, W., Stan, M.: System level leakage reduction considering the interdependence of temperature and leakage. In: Proceedings of the 41st Design Automation Conference, pp. 12\u201317 (June 2004)","DOI":"10.1145\/996566.996572"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_60","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:40:17Z","timestamp":1736538017000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_60"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/11847083_60","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}