{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:16:24Z","timestamp":1725470184282},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_62","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T13:54:06Z","timestamp":1157550846000},"page":"634-644","source":"Crossref","is-referenced-by-count":2,"title":["Formal Evaluation of the Robustness of Dual-Rail Logic Against DPA Attacks"],"prefix":"10.1007","author":[{"given":"Alin","family":"Razafindraibe","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michel","family":"Robert","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philippe","family":"Maurine","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"62_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1007\/3-540-48405-1_25","volume-title":"Advances in Cryptology - CRYPTO \u201999","author":"P.C. Kocher","year":"1999","unstructured":"Kocher, P.C., Jaffe, J., Jun, B.: Differential Power Analysis. In: Wiener, M. (ed.) CRYPTO 1999. LNCS, vol.\u00a01666, pp. 388\u2013397. Springer, Heidelberg (1999)"},{"key":"62_CR2","unstructured":"Suzuki, D., et al.: Random Switching Logic: A Countermeasure against DPA based on Transition Probability, Cryptology ePrint Archive, 2004\/346, \n                    \n                      http:\/\/eprint.iacr.org\/complete\/"},{"issue":"4","key":"62_CR3","doi-asserted-by":"publisher","first-page":"449","DOI":"10.1109\/TC.2005.61","volume":"54","author":"D. Sokolov","year":"2005","unstructured":"Sokolov, D., et al.: Design and Analysis of Dual-Rail Circuits for Security Applications. IEEE Trans. on Computers\u00a054(4), 449\u2013460 (2005)","journal-title":"IEEE Trans. on Computers"},{"key":"62_CR4","doi-asserted-by":"crossref","unstructured":"Guilley, S., et al.: CMOS structures suitable for secured hardware. In: Design, Automation and Test in Europe Conference and Exposition","DOI":"10.1109\/DATE.2004.1269113"},{"key":"62_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"137","DOI":"10.1007\/978-3-540-45238-6_12","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2003","author":"J.J.A. Fournier","year":"2003","unstructured":"Fournier, J.J.A., Moore, S., Li, H., Mullins, R., Taylor, G.: Security evaluation of asynchronous circuits. In: Walter, C.D., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2003. LNCS, vol.\u00a02779, pp. 137\u2013151. Springer, Heidelberg (2003)"},{"key":"62_CR6","doi-asserted-by":"publisher","first-page":"424","DOI":"10.1109\/DATE.2005.124","volume":"1","author":"G.F. Bouesse","year":"2005","unstructured":"Bouesse, G.F., et al.: DPA on Quasi Delay Insensitive Asynchronous Circuits: Formalization and Improvement. Design, Automation and Test in Europe\u00a01, 424\u2013429 (2005)","journal-title":"Design, Automation and Test in Europe"},{"key":"62_CR7","unstructured":"Razafindraibe, A., et al.: Secured structures for secured asynchronous QDI circuits. In: XIX Conference on Design of Circuits and Integrated Systems, November 24-26 (2004)"},{"key":"62_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"125","DOI":"10.1007\/978-3-540-45238-6_11","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2003","author":"K. Tiri","year":"2003","unstructured":"Tiri, K., Verbauwhede, I.: Securing encryption algorithms against DPA at the logic level: Next generation smart card technology. In: Walter, C.D., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2003. LNCS, vol.\u00a02779, pp. 125\u2013136. Springer, Heidelberg (2003)"},{"key":"62_CR9","doi-asserted-by":"crossref","unstructured":"Tiri, K., et al.: A VLSI Design Flow for Secure Side-Channel Attack Resistant ICs. In: Design, Automation and Test in Europe (DATE 2005), vol.\u00a03, pp. 58\u201363 (2005)","DOI":"10.1109\/DATE.2005.44"},{"key":"62_CR10","unstructured":"Mace, F., et al.: A dynamic current mode logic to counteract power analysis attacks. In: DCIS 2004 (2004)"},{"issue":"11","key":"62_CR11","doi-asserted-by":"crossref","first-page":"1352","DOI":"10.1109\/TCAD.2002.804088","volume":"21","author":"P. Maurine","year":"2002","unstructured":"Maurine, P., et al.: Transition time modeling in deep submicron CMOS. IEEE Trans. on CAD\u00a021(11), 1352\u20131363 (2002)","journal-title":"IEEE Trans. on CAD"},{"key":"62_CR12","first-page":"646","volume":"29","author":"K.O. Jeppson","year":"1994","unstructured":"Jeppson, K.O.: Modeling the Influence of the Transistor Gain Ratio and the Input-to-Output Coupling Capacitance on the CMOS Inverter Delay. IEEE JSSC\u00a029, 646\u2013654 (1994)","journal-title":"IEEE JSSC"},{"key":"62_CR13","volume-title":"Operation and Modeling of the Mos Transistor","author":"T. Tsividis","year":"1999","unstructured":"Tsividis, T.: Operation and Modeling of the Mos Transistor. Oxford University Press, Oxford (1999)"},{"key":"62_CR14","doi-asserted-by":"publisher","first-page":"584","DOI":"10.1109\/4.52187","volume":"25","author":"T. Sakurai","year":"1990","unstructured":"Sakurai, T., et al.: Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas. IEEE J. Solid-State Circuits\u00a025, 584\u2013594 (1990)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"62_CR15","unstructured":"Sparso, J., et al.: Principles of Asynchronous Circuit Design: A Systems Perspective. Kluwer Academic Publishers, Dordrecht"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_62.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T07:18:36Z","timestamp":1619507916000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_62"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/11847083_62","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}