{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:16:40Z","timestamp":1725470200228},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_63","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T09:54:06Z","timestamp":1157536446000},"page":"645-657","source":"Crossref","is-referenced-by-count":1,"title":["A Method for Switching Activity Analysis of VHDL-RTL Combinatorial Circuits"],"prefix":"10.1007","author":[{"given":"Felipe","family":"Machado","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Teresa","family":"Riesgo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yago","family":"Torroja","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"63_CR1","unstructured":"International Roadmap for Semiconductors 2005 edn., http:\/\/public.itrs.net"},{"key":"63_CR2","unstructured":"Horowitz, M., Alon, E., Patil, D., Naffziger, S., Kumar, R.: Scaling, Power, and the Future of CMOS. In: IEEE Int. Electron Devices Meeting, Washington DC, USA (December 2005)"},{"key":"63_CR3","doi-asserted-by":"crossref","unstructured":"Bryant, R.: Graph-Based Algorithms for Boolean Function Manipulation. IEEE Trans. on Computers 35(8) (August 1986)","DOI":"10.1109\/TC.1986.1676819"},{"key":"63_CR4","doi-asserted-by":"crossref","unstructured":"Nardi, A., Zeng, H., Garret, J., Daniel, L., Sangiovanni-Vicentelli, A.: A Methodology for the Computation of an Upper Bound on Noise Current Spectrum of CMOS Switching Activity. In: ICCAD, San Jose, CA, USA (November 2003)","DOI":"10.1109\/ICCAD.2003.159765"},{"key":"63_CR5","doi-asserted-by":"crossref","unstructured":"M\u00e9ndez, M., Gonz\u00e1lez, J., Mateo, D., Rubio, A.: An Investigation on the Relation between Digital Circuitry Characteristics and Power Supply Noise Spectrum in Mixed-Signal CMOS Integrated Circuits. Microelectronics Journal\u00a036(1) (January 2005)","DOI":"10.1016\/j.mejo.2004.09.003"},{"key":"63_CR6","doi-asserted-by":"crossref","unstructured":"Agarwal, A., Mukhopadhyay, S., Kim, C.H., Raychowdhury, A., Roy, K.: Leakage Power Analysis and Reduction: Models, Estimation and Tools. IEE Proc. - Computers and Digital Techniques\u00a0152(3) (May 2005)","DOI":"10.1049\/ip-cdt:20045084"},{"key":"63_CR7","unstructured":"Ferr\u00e9, A., Figueras, J.: On Estimating Leakage Power Consumption for Submicron CMOS Digital Circuits. In: PATMOS, Belgium (September 1997)"},{"key":"63_CR8","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-3530-7","volume-title":"Designing CMOS circuits for low power","author":"D. Soudris","year":"2002","unstructured":"Soudris, D., Piguet, C., Goutis, C.: Designing CMOS circuits for low power. Kluwer Academic Publishers, Dordrecht (2002)"},{"key":"63_CR9","doi-asserted-by":"crossref","unstructured":"Najm, F.: A Survey of Power Estimation Techniques in VLSI Circuits. IEEE Trans. on VLSI Systems\u00a02(4) (December 1994)","DOI":"10.1109\/92.335013"},{"key":"63_CR10","doi-asserted-by":"crossref","unstructured":"Parker, K., McCluskey, E.: Probabilistic Treatment of General Combinational Networks. IEEE Trans. on Computer\u00a024 (June 1975)","DOI":"10.1109\/T-C.1975.224279"},{"key":"63_CR11","doi-asserted-by":"crossref","unstructured":"Costa, J., Monteiro, J., Devadas, S.: Switching Activity Estimation Using Limited Depth Reconvergent Path Analysis. In: ISLPED, Monterey, CA, USA, August (1997)","DOI":"10.1145\/263272.263323"},{"key":"63_CR12","doi-asserted-by":"crossref","unstructured":"Schneider, P., Schlichtmann, U., Wurth, B.: Fast Power Estimation of Large Circuits. IEEE Design & Test of Computers (Spring 1996)","DOI":"10.1109\/54.485785"},{"key":"63_CR13","doi-asserted-by":"crossref","unstructured":"Marculescu, R., Marculescu, D., Pedram, M.: Probabilistic Modeling of Dependencies during Switching Activity Analysis. IEEE Trans. on CAD of ICs and Systems\u00a017(2) (February 1998)","DOI":"10.1109\/43.681258"},{"key":"63_CR14","doi-asserted-by":"crossref","unstructured":"Theodoridis, G., Theoharis, S., Soudris, D., Goutis, C.: Switching Activity Estimation under Real-Gate Delay Using Timed Boolean Functions. IEE Proc. - Computers and Digital Techniques\u00a0147(6) (November 2000)","DOI":"10.1049\/ip-cdt:20000891"},{"key":"63_CR15","doi-asserted-by":"crossref","unstructured":"Bhanja, S., Ranganathan, N.: Cascaded Bayesian Inferencing for Switching Activity Esti-mation with Correlated Inputs. IEEE Trans. on VLSI Systems\u00a012(12) (December 2004)","DOI":"10.1109\/TVLSI.2004.837991"},{"key":"63_CR16","doi-asserted-by":"crossref","unstructured":"Agrawal, V., Sheth, S.: Mutually Disjoint Signals and Probability Calculation in Digital Circuits. In: Great Lakes Symposium on VLSI, Lafayette, LA, USA (February 1998)","DOI":"10.1109\/GLSV.1998.665282"},{"key":"63_CR17","unstructured":"Torroja, Y., Casado, F., Machado, F., Riesgo, T., de la Torre, E., Uceda, J.: Using a Simpli-fied Hardware Model to Analyse the Quality of VHDL Based Designs. In: DATE (User Forum), France (March 2000)"},{"key":"63_CR18","volume-title":"Virtual Components: Design & Reuse","author":"Y. Torroja","year":"2001","unstructured":"Torroja, Y., Casado, F., Machado, F., Riesgo, T., de la Torre, E., Uceda, J.: Ardid: A Tool and a Model for the Quality Analysis of VHDL Based Designs. In: Virtual Components: Design & Reuse. Kluwer, Dordrecht (2001)"},{"key":"63_CR19","unstructured":"Buddy: http:\/\/buddy.sourceforge.net"},{"key":"63_CR20","unstructured":"Graphviz: http:\/\/www.graphviz.org"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_63.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T14:42:04Z","timestamp":1605624124000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_63"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/11847083_63","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}