{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T20:10:15Z","timestamp":1736539815450,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_65","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T13:54:06Z","timestamp":1157550846000},"page":"659-668","source":"Crossref","is-referenced-by-count":6,"title":["Static and Dynamic Power Reduction by Architecture Selection"],"prefix":"10.1007","author":[{"given":"Christian","family":"Piguet","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Schuster","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Luc","family":"Nagel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"65_CR1","volume-title":"Evolution of deep submicron bulk and SOI technologies, Ch. 2","author":"M. Belleville","year":"2005","unstructured":"Belleville, M., Faynot, O.: Low Power Electronics Design. In: Piguet, C. (ed.) Evolution of deep submicron bulk and SOI technologies, Ch. 2. CRC Press, Boca Raton (2005)"},{"key":"65_CR2","volume-title":"Circuit Techniques for Leakage Reduction, Ch. 13","author":"K. Roy","year":"2005","unstructured":"Roy, K., Agarwal, A., Kim, C.H.: Low Power Electronics Design. In: Piguet, C. (ed.) Circuit Techniques for Leakage Reduction, Ch. 13. CRC Press, Boca Raton (2005)"},{"key":"65_CR3","doi-asserted-by":"crossref","unstructured":"Brodersen, R.W., et al.: Methods for True Power Minimization. In: Proceedings of the Int\u2019l Conf. on Computer Aided Design, San Jose, California, November 2002, pp. 35\u201342 (2002)","DOI":"10.1109\/ICCAD.2002.1167511"},{"key":"65_CR4","unstructured":"Nose, K., Sakurai, T.: Optimization of Vdd and Vth for Low-Power and High-Speed Applications. In: Proceedings of the Asia and South Pacific Design Automation Conference, Yokohama, Japan, January 25-28, 2000, pp. 469\u2013474 (2000)"},{"key":"65_CR5","unstructured":"Piguet, C., Schuster, C., Nagel, J.-L.: Optimizing Architecture Activity and Logic Depth for Static and Dynamic Power Reduction. In: Proc. of the 2nd Northeast Workshop on Circuits and Systems \u2013 NewCAS 2004, Montr\u00e9al, Canada, June 20-23 (2004)"},{"key":"65_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"169","DOI":"10.1007\/978-3-540-30205-6_19","volume-title":"Integrated Circuit and System Design","author":"C. Schuster","year":"2004","unstructured":"Schuster, C., Nagel, J.-L., Piguet, C., Farine, P.-A.: Leakage Reduction at the Architectural Level and Its Application to 16 Bit Multiplier Architectures. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds.) PATMOS 2004. LNCS, vol.\u00a03254, pp. 169\u2013178. Springer, Heidelberg (2004)"},{"issue":"1","key":"65_CR7","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1166\/jolpe.2005.010","volume":"1","author":"C. Schuster","year":"2005","unstructured":"Schuster, C., Nagel, J.-L., Piguet, C., Farine, P.-A.: An Architecture Design Methodology for Minimal Total Power Consumption at Fixed Vdd and Vth. Journal of Low-Power Electronics (JOLPE)\u00a01(1), 1\u20138 (2005)","journal-title":"Journal of Low-Power Electronics (JOLPE)"},{"key":"65_CR8","unstructured":"Schuster, C., Nagel, J.-L., Piguet, C., Farine, P.-A.: Architectural and Technology Influence on the Optimal Total Power Consumption. In: DATE 2006, Munchen, Germany, March 6-10 (2006)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_65","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:39:26Z","timestamp":1736537966000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_65"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/11847083_65","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}