{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:16:33Z","timestamp":1725470193847},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540390947"},{"type":"electronic","value":"9783540390978"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847083_9","type":"book-chapter","created":{"date-parts":[[2006,9,6]],"date-time":"2006-09-06T13:54:06Z","timestamp":1157550846000},"page":"84-94","source":"Crossref","is-referenced-by-count":3,"title":["System Level Multi-bank Main Memory Configuration for Energy Reduction"],"prefix":"10.1007","author":[{"given":"Hanene","family":"Ben Fradj","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C\u00e9cile","family":"Belleudy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michel","family":"Auguin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"9_CR1","unstructured":"SIA: International Roadmap for Semiconductors (2001)"},{"key":"9_CR2","doi-asserted-by":"crossref","unstructured":"Ozturk, O., Kandemir, M.: Nonuniform banking for reducing memory energy consumption. In: DATE 2005, Munch, Germany (2005)","DOI":"10.1109\/DATE.2005.225"},{"key":"9_CR3","doi-asserted-by":"crossref","unstructured":"Benini, L., Macci, A., Poncino, M.: A recursive algorithm for low-power memory partitioning. In: ISLPED, Rapallo, Italy (2000)","DOI":"10.1145\/344166.344518"},{"key":"9_CR4","doi-asserted-by":"crossref","unstructured":"Delaluz, V., Kandemir, M., Kolcu, I.: Automatic Data Migration for Reducing Energy Consumption in Multi-Bank Memory Systems. In: DAC (2002)","DOI":"10.1145\/513972.513973"},{"issue":"4","key":"9_CR5","doi-asserted-by":"publisher","first-page":"524","DOI":"10.1109\/5.371965","volume":"83","author":"K. Itoh","year":"1995","unstructured":"Itoh, K., Sasaki, K., Nakagome, Y.: Trends in Low-Power RAM Circuit Technologies. Proc. IEEE\u00a083(4), 524\u2013543 (1995)","journal-title":"Proc. IEEE"},{"key":"9_CR6","doi-asserted-by":"crossref","unstructured":"Delaluz, V., Kandemir, M., Vijaykrishnan, N., Sivasubramaniam, A., Irwin, M.J.: DRAM Energy Management Using Software and Hardware Directed Power Mode Control. In: HPCA, pp. 159\u2013170 (2001)","DOI":"10.1109\/HPCA.2001.903260"},{"key":"9_CR7","doi-asserted-by":"crossref","unstructured":"Lebeck, A.R., Fan, X., Zeng, H., Ellis, C.: Power Aware Page Allocation. In: ASPLOS (2000)","DOI":"10.1145\/378993.379007"},{"key":"9_CR8","unstructured":"128\/144 MBit Direct RDRAM Data Sheet, Rambus Inc. (1999)"},{"key":"9_CR9","unstructured":"Mobile-RAM data sheet, infineon Inc. (2004)"},{"key":"9_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"276","DOI":"10.1007\/3-540-45937-5_20","volume-title":"Compiler Construction","author":"M.T. Kandemir","year":"2002","unstructured":"Kandemir, M.T., Kolcu, I., Kadayif, I.: Influence of loop optimizations on energy consumption of multi-bank memory systems. In: Horspool, R.N. (ed.) CC 2002. LNCS, vol.\u00a02304, p. 276. Springer, Heidelberg (2002)"},{"key":"9_CR11","unstructured":"Seoul National University Real-Time Research groups. SNU real-time benchmarks"},{"key":"9_CR12","doi-asserted-by":"crossref","unstructured":"Burger, D., Austin, T.M.: The SimpleScalar Tool Set, Version 2.0. Univ. of Wisconsin-Madison Computer Sciences Dept. Technical Report #1342 (June 1997)","DOI":"10.1145\/268806.268810"},{"issue":"9","key":"9_CR13","doi-asserted-by":"publisher","first-page":"805","DOI":"10.1109\/32.950317","volume":"27","author":"C. Lee","year":"2001","unstructured":"Lee, C., Lee, K., Hahn, J., Seo, Y., Min, S.L., Ha, R., Hong, S., Park, C.Y., Lee, M., Kim, C.S.: Bounding Cache-Related Preemption Delay for Real-Time Systems. IEEE Transactions on Software Engineering\u00a027(9), 805\u2013826 (2001)","journal-title":"IEEE Transactions on Software Engineering"},{"key":"9_CR14","doi-asserted-by":"crossref","unstructured":"Agarwal, A., Hennessy, J., Horowitz, M.: An analytical cache model. In: ACM Transactions on Computer Systems (TOCS), May 1989, vol.\u00a07(2), pp. 184\u2013215 (1989)","DOI":"10.1145\/63404.63407"},{"key":"9_CR15","volume-title":"Specification and Design of Embedded Systems","author":"D. Gajski","year":"1994","unstructured":"Gajski, D., Vahid, F., Narayan, S., Gong, J.: Specification and Design of Embedded Systems. Prentice Hall, Englewood Cliffs (1994)"},{"key":"9_CR16","doi-asserted-by":"crossref","unstructured":"Yamauchi, T., Hammond, L., Olukotun, K.: The Hierarchical Multi-Bank DRAM: A High-Performance Architecture for Memory Integrated with Processors. In: Advanced Research in VLSI, Ann Arbor, MI, USA, pp. 303\u2013319 (1997)","DOI":"10.1109\/ARVLSI.1997.634862"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847083_9.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T19:42:05Z","timestamp":1605642125000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847083_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540390947","9783540390978"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/11847083_9","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}