{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:14:15Z","timestamp":1725470055852},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540393689"},{"type":"electronic","value":"9783540393726"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847366_19","type":"book-chapter","created":{"date-parts":[[2006,9,8]],"date-time":"2006-09-08T20:50:18Z","timestamp":1157748618000},"page":"180-189","source":"Crossref","is-referenced-by-count":0,"title":["Exploring the Capacity of a Modern SMT Architecture to Deliver High Scientific Application Performance"],"prefix":"10.1007","author":[{"given":"Evangelia","family":"Athanasaki","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikos","family":"Anastopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kornilios","family":"Kourtis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nectarios","family":"Koziris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"19_CR1","unstructured":"Omni OpenMP Compiler Project. Released in the International Conference for High Performance Computing, Networking and Storage (SC 2003) (November 2003)"},{"key":"19_CR2","doi-asserted-by":"crossref","unstructured":"Athanasaki, E., Koziris, N.: Fast Indexing for Blocked Array Layouts to Improve Multi-Level Cache Locality. In: Proc. of INTERACT 2004, Madrid, Spain (2004)","DOI":"10.1109\/INTERA.2004.1299515"},{"key":"19_CR3","doi-asserted-by":"crossref","unstructured":"Collins, J., Wang, H., Tullsen, D., Hughes, C., Lee, Y., Lavery, D., Shen, J.: Speculative Precomputation: Long-Range Prefetching of Delinquent Loads. In: Proc. of ISCA 2001, G\u00f6teborg, Sweden (2001)","DOI":"10.1145\/379240.379248"},{"key":"19_CR4","unstructured":"Intel Corporation. IA-32 Intel Architecture Optimization. Order Num: 248966-011"},{"key":"19_CR5","unstructured":"Kim, D., Liao, S., Wang, P., Cuvillo, J., Tian, X., Wang, H., Yeung, D., Girkar, M., Shen, J.: Physical experimentation with prefetching helper threads on Intel\u2019s hyper-threaded processors. In: Proc. of IEEE\/ACM CGO 2004, San Jose, CA (2004)"},{"issue":"6","key":"19_CR6","doi-asserted-by":"publisher","first-page":"190","DOI":"10.1145\/1064978.1065034","volume":"40","author":"C. Luk","year":"2005","unstructured":"Luk, C., Cohn, R., Muth, R., Patil, H., Klauser, A., Lowney, G., Wallace, S., Reddi, V., Hazelwood, K.: Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation. SIGPLAN Not.\u00a040(6), 190\u2013200 (2005)","journal-title":"SIGPLAN Not."},{"key":"19_CR7","unstructured":"Marr, D., Desktop, F., Hill, D., Hinton, G., Koufaty, D., Miller, J., Upton, M.: Hyper-Threading Technology Architecture and Microarchitecture. ITJ (February 2002)"},{"key":"19_CR8","doi-asserted-by":"crossref","unstructured":"Nethercote, N., Seward, J.: Valgrind: A Program Supervision Framework. In: Proc. of RV 2003, Boulder, CO (2003)","DOI":"10.1016\/S1571-0661(04)81042-9"},{"key":"19_CR9","first-page":"597","volume-title":"Computer Architecture. A Quantitative Approach","author":"D. Patterson","year":"2003","unstructured":"Patterson, D., Hennessy, J.: Computer Architecture. A Quantitative Approach, 3rd edn., pp. 597\u2013598. Morgan Kaufmann, San Francisco (2003)","edition":"3"},{"key":"19_CR10","unstructured":"Blagojevic, F., Wang, T., Nikolopoulos, D.: Runtime Support for Integrating Precomputation and Thread-Level Parallelism on Simultaneous Multithreaded Processors. In: Proc. of LCR 2004, Houston, TX (2004)"},{"key":"19_CR11","series-title":"Lecture Notes in Computer Science","volume-title":"Parallel Computing Technologies","author":"N. Tuck","year":"2003","unstructured":"Tuck, N., Tullsen, D.: Initial Observations of the Simultaneous Multithreading Pentium 4 Processor. In: Malyshkin, V.E. (ed.) PaCT 2003. LNCS, vol.\u00a02763. Springer, Heidelberg (2003)"},{"key":"19_CR12","doi-asserted-by":"crossref","unstructured":"Tullsen, D., Eggers, S., Levy, H.: Simultaneous Multithreading: Maximizing On-Chip Parallelism. In: Proc. of ISCA 1995, Santa Margherita Ligure, Italy (1995)","DOI":"10.1145\/223982.224449"},{"key":"19_CR13","unstructured":"Wang, H., Wang, P., Weldon, R., Ettinger, S., Saito, H., Girkar, M., Liao, S., Shen, J.: Speculative Precomputation: Exploring the Use of Multithreading for Latency. ITJ (February 2002)"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing and Communications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847366_19.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,8]],"date-time":"2023-05-08T20:06:44Z","timestamp":1683576404000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847366_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540393689","9783540393726"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/11847366_19","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}