{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T05:35:18Z","timestamp":1736573718002,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540393689"},{"type":"electronic","value":"9783540393726"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11847366_61","type":"book-chapter","created":{"date-parts":[[2006,9,8]],"date-time":"2006-09-08T20:50:18Z","timestamp":1157748618000},"page":"591-600","source":"Crossref","is-referenced-by-count":1,"title":["A Heterogeneous Embedded MPSoC for Multimedia Applications"],"prefix":"10.1007","author":[{"given":"Hong","family":"Yue","sequence":"first","affiliation":[]},{"given":"Zhiying","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Kui","family":"Dai","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"61_CR1","unstructured":"Levy, M.: ARM picks up performance. Microprocessor Report (4\/7\/03-01)"},{"key":"61_CR2","unstructured":"Quinnell, R.A.: Logical combination? Convergence products need both RISC and DSP processors, but merging them may not be the answer. EDN (1\/23\/2003)"},{"key":"61_CR3","unstructured":"OMAP5910 Dual Core Processor \u2013 Technical Reference Manual, Texas Instruments (January 2003)"},{"key":"61_CR4","unstructured":"Siemens: TriCore Architecture. White Paper (1998)"},{"key":"61_CR5","doi-asserted-by":"crossref","unstructured":"Stolberg, H.-J., et al.: HiBRID-SoC: A Multi-Core System-on-Chip Architecture for Multimedia Signal Processing Applications. In: Proc. DATE 2003, p. 20008 (March 2003)","DOI":"10.1109\/DATE.2003.1253797"},{"key":"61_CR6","doi-asserted-by":"publisher","first-page":"27","DOI":"10.1023\/A:1008188618930","volume":"23","author":"M. Berekovic","year":"1999","unstructured":"Berekovic, M., Stolberg, H.-J., Kulaczewski, M.B., Pirsch, P., et al.: Instruction set extensions for MPEG-4 video. J. VLSI Signal Processing Syst.\u00a023, 27\u201350 (1999)","journal-title":"J. VLSI Signal Processing Syst."},{"key":"61_CR7","unstructured":"ARM Ltd. AMBA Specification Rev. 2.0 [Online], available: www.arm.com"},{"key":"61_CR8","volume-title":"Microprocessor Architecture from VLIW to TTA","author":"H. Corporaal","year":"1998","unstructured":"Corporaal, H.: Microprocessor Architecture from VLIW to TTA. John Wiley & Sons Ltd., West Sussex, England (1998)"},{"key":"61_CR9","unstructured":"Hoogerbrugge, J.: Code Generation for Transport Triggered Architecture. PhD Thesis, Delft University of Technology, Delft, The Netherlands (1996)"},{"key":"61_CR10","unstructured":"Yue, H., Dai, K., Wang, Z.: Key Technique of Float Point Function Unit Implementation based on CORDIC Algorithm. In: Proc. Annual Conference of Engineer and Technology of China, pp. 102\u2013105 (April 2005)"},{"key":"61_CR11","doi-asserted-by":"crossref","unstructured":"Rixner, S., Dally, W.J., Khailany, B., Mattson, P., et al.: Register organization for media processing. In: Proc. HPCA-6, pp. 375\u2013386 (2000)","DOI":"10.1109\/HPCA.2000.824366"},{"key":"61_CR12","unstructured":"MS320C64x DSP Library Programmer\u2019s Reference, Texas Instruments Inc. (April 2002)"},{"key":"61_CR13","unstructured":"TMS320C55x DSP Programmer\u2019s Guide, Texas Instruments Inc. (July 2000)"},{"key":"61_CR14","doi-asserted-by":"crossref","unstructured":"Kumura, T., Ikekawa, M., Yoshida, M., Kuroda, I.: VLIW DSP for mobile applications. IEEE Signal Processing Mag., 10\u201321 (July 2002)","DOI":"10.1109\/MSP.2002.1012346"},{"key":"61_CR15","unstructured":"Ye, T.T.: On-chip multiprocessor communication network design and analysis. PhD thesis, Stanford University (December 2003)"},{"key":"61_CR16","unstructured":"TTay-Jyi, L., Chie-Min, C.: A Unified Processor Architecture for RISC&VLIW DSP. In: GLSVLSI 2005 (2005)"},{"key":"61_CR17","series-title":"Lecture Notes in Computer Science","volume-title":"Algorithms \u2013 ESA 2006","author":"H. Yue","year":"2006","unstructured":"Yue, H., Dai, K., Wang, Z.: A Dual-core Embedded System-on-Chip Architecture for Multimedia Signal Processing Applications. In: Azar, Y., Erlebach, T. (eds.) ESA 2006. LNCS, vol.\u00a04168. Springer, Heidelberg (2006)"},{"issue":"3","key":"61_CR18","doi-asserted-by":"publisher","first-page":"330","DOI":"10.1109\/71.80160","volume":"1","author":"M.-Y. Wu","year":"1990","unstructured":"Wu, M.-Y., Gajski, D.D.: Hypertool: A programming aid for message-passing systems. IEEE Trans. Parallel & Distrib. Systems\u00a01(3), 330\u2013343 (1990)","journal-title":"IEEE Trans. Parallel & Distrib. Systems"},{"key":"61_CR19","unstructured":"Yue, H., Dai, K., Wang, Z., Zhao, X.: An instruction customization algorithm for embedded application-specific heterogeneous multiprocessor. Journal of Computer Research and Development (being in reviewing)"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing and Communications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11847366_61.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T20:12:52Z","timestamp":1736539972000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11847366_61"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540393689","9783540393726"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/11847366_61","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}