{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,3]],"date-time":"2025-05-03T14:44:25Z","timestamp":1746283465930,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540400561"},{"type":"electronic","value":"9783540400585"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11859802_10","type":"book-chapter","created":{"date-parts":[[2006,8,26]],"date-time":"2006-08-26T09:13:27Z","timestamp":1156583607000},"page":"109-122","source":"Crossref","is-referenced-by-count":12,"title":["Processor Directed Dynamic Page Policy"],"prefix":"10.1007","author":[{"given":"Dandan","family":"Huan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zusong","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weiwu","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiyong","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"1","key":"10_CR1","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1145\/216585.216588","volume":"23","author":"W. Wulf","year":"1995","unstructured":"Wulf, W., McKee, S.: Hitting the Memory Wall: Implications of the Obvious. ACM Computer Architecture News\u00a023(1), 20\u201324 (1995)","journal-title":"ACM Computer Architecture News"},{"key":"10_CR2","unstructured":"Lin, W.-f., Reinhardt, S.K., Burger, D.: Reducing DRAM Latencies with an Integrated Memory Hierarchy Design. In: Proceedings of the Seventh International Symposium on High Performance Computer Architecture (HPCA 2001), pp. 301\u2013312 (January 2001)"},{"key":"10_CR3","doi-asserted-by":"crossref","unstructured":"Kanno, Y., et al.: A DRAM System for Consistently Reducing CPU Wait Cycles. In: 1999 Symposium on VLSI Circuits Digest of Technical Papers, pp. 131\u2013132 (1999)","DOI":"10.1109\/VLSIC.1999.797261"},{"key":"10_CR4","doi-asserted-by":"crossref","unstructured":"Watanabe, T., et al.: Access Optimizer to Overcome the Future Walls of Embedded DRAMs in the Era of Systems on Silicon. ISSCC Digest of Technical Papers, pp. 370\u2013371 (1999)","DOI":"10.1109\/ISSCC.1999.759300"},{"key":"10_CR5","doi-asserted-by":"crossref","unstructured":"Miura, S., Ayukawa, K., Watanabe, T.: A Dynamic-SDRAM-mode-control Scheme for Low-power Systems with a 32-bit RISC CPU. In: ISLPED 2001, pp. 358\u2013363 (2001)","DOI":"10.1145\/383082.383183"},{"issue":"2","key":"10_CR6","first-page":"57","volume":"9","author":"R.C. Schumann","year":"1997","unstructured":"Schumann, R.C.: Design of the 21174 Memory Controller for DIGITAL Personal Workstations. Digital Technical Journal\u00a09(2), 57\u201370 (1997)","journal-title":"Digital Technical Journal"},{"issue":"4","key":"10_CR7","first-page":"385","volume":"26","author":"W. Hu","year":"2003","unstructured":"Hu, W., Tang, Z.: Microarchitecture design of the Godson-1 processor. Chinese Journal of Computers\u00a026(4), 385\u2013396 (2003) (in Chinese)","journal-title":"Chinese Journal of Computers"},{"issue":"2","key":"10_CR8","doi-asserted-by":"publisher","first-page":"243","DOI":"10.1007\/s11390-005-0243-6","volume":"20","author":"W. Hu","year":"2005","unstructured":"Hu, W., Zhang, F., Li, Z.: Microarchitecture of the Godson-2 Processor. Journal of Computer Science and Technology\u00a020(2), 243\u2013249 (2005)","journal-title":"Journal of Computer Science and Technology"},{"key":"10_CR9","unstructured":"Standard Performance Evaluation Corp. SPEC CPU 2000 Documentation (2000), http:\/\/www.spec.org\/osg\/cpu2000\/docs"},{"key":"10_CR10","unstructured":"McCalpin, J.D.: STREAM: Sustainable Memory Bandwidth in High Performance Computers, http:\/\/www.cs.virginia.edu\/stream\/"},{"key":"10_CR11","unstructured":"Kroft, D.: Lockup-free Instruction Fetch\/Prefetch Cache Organization. In: Proceedings of the 8th annual symposium on Computer Architecture (ISCA 1981), pp. 81\u201387 (May 1981)"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11859802_10.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T16:31:31Z","timestamp":1736526691000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11859802_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540400561","9783540400585"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/11859802_10","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}