{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:51:50Z","timestamp":1725468710914},"publisher-location":"Berlin, Heidelberg","reference-count":23,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540400561"},{"type":"electronic","value":"9783540400585"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11859802_11","type":"book-chapter","created":{"date-parts":[[2006,8,26]],"date-time":"2006-08-26T09:13:27Z","timestamp":1156583607000},"page":"123-136","source":"Crossref","is-referenced-by-count":0,"title":["Static WCET Analysis Based Compiler-Directed DVS Energy Optimization in Real-Time Applications"],"prefix":"10.1007","author":[{"given":"Yi","family":"Huizhan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen","family":"Juan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Xuejun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"11_CR1","unstructured":"ITRS, International Technology Roadmap for Semiconductors 2003 Edition, Can get from: http:\/\/public.itrs.net"},{"key":"11_CR2","unstructured":"Lahiri, K.: Battery-Driven System Design: A New Frontier in Low Power Design. In: ASP-DAC\/VLSI Design 2002, Bangalore, India, January 07 - 11 (2002)"},{"key":"11_CR3","doi-asserted-by":"crossref","unstructured":"Burd, T., Pering, T., Stratakos, A., Brodersen, R.: A Dynamic Voltage Scaled Microprocess- or System. In: Proc. of IEEE International Solid-State Circuits Conference, pp. 294\u2013295 (2000)","DOI":"10.1109\/4.881202"},{"issue":"12","key":"11_CR4","doi-asserted-by":"crossref","first-page":"1586","DOI":"10.1109\/TC.2003.1252854","volume":"52","author":"C.M. Krishna","year":"2003","unstructured":"Krishna, C.M., Lee, Y.-H.: Voltage-Clock-Scaling Adaptive Scheduling Techniques for Low Power in Hard Real-Time Systems. IEEE Transactions On Computers\u00a052(12) (December 2003)","journal-title":"IEEE Transactions on Computers"},{"key":"11_CR5","unstructured":"Daniel Mosse, H., Aydin, B.R., Childers, R.M.: Compiler-Assisted Dynamic Power-Aware Scheduling for Real-Time Applications. In: Workshop on Compilers and Operating Systems for Low-Power (COLP 2000), Philadelphia, PA (October 2000)"},{"key":"11_CR6","doi-asserted-by":"crossref","unstructured":"Lee, S., Sakurai, T.: Run-Time Voltage Hopping for Low-Power Real-Time Systems. In: Proc. of Design Automation Conference, pp. 806\u2013809 (2000)","DOI":"10.1145\/337292.337785"},{"key":"11_CR7","unstructured":"Shin, D., Lee, S., Kim, J.: Intra-Task Voltage Scheduling for Low-Energy Hard Real-Time Applications. IEEE Design & Test of Computers (March 2001)"},{"key":"11_CR8","doi-asserted-by":"crossref","unstructured":"Saputra, H., Kandemir, M., Vijaykrishnan, N., Irwin, M.J., Hu, J.S., Hsu, C.-H., Kremer, U.: Energy-Conscious Compilation Based on Voltage Scaling. In: ACM SIGPLAN Joint Conference on Languages, Compilers, and Tools for Embedded Systems and Software and Compilers for Embedded Systems (June 2002)","DOI":"10.1145\/513829.513832"},{"key":"11_CR9","doi-asserted-by":"crossref","unstructured":"Gruian, F.: Hard Real-Time Scheduling for Low-Energy Using Stochastic Data and DVS Processors. In: Proceedings of the International Symposium on Low-Power Electronics and Design ISLPED 2001, Huntington Beach, CA (August 2001)","DOI":"10.1145\/383082.383092"},{"key":"11_CR10","unstructured":"Azevedo, A., Issenin, I., Cornea, R.: Profile-based Dynamic Voltage Scheduling Using Program Checkpoints. In: Proceeding of Design, Automation and Test in Europe Conference (DATE) (March 2002)"},{"key":"11_CR11","unstructured":"AbouGhazaleh, N., Mosse, D., Childers, B.R., Melhem, R., Craven, M.: Collaborative Operating System and Compiler Power Management for Real-Time Applications. In: Proc. of The Real-time Technology and Application Symposium, RTAS, Toronto, Canada (May 2003)"},{"key":"11_CR12","doi-asserted-by":"crossref","unstructured":"Hsu, C.-H., Kremer, U.: The Design, Implementation, and Evaluation of a Compiler Algorithm for CPU Energy Reduction. In: Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation, pp. 38\u201348 (June 2003)","DOI":"10.1145\/781131.781137"},{"key":"11_CR13","unstructured":"Shin, D., Kim, J.: Look-ahead Intra-Task Voltage Scheduling Using Data Flow Information. In: Proc. ISOCC, pp. 148\u2013151 (October 2004)"},{"key":"11_CR14","doi-asserted-by":"crossref","unstructured":"Yi, H., Yang, X.: Optimizing the Configuration of Dynamic Voltage Scaling Points in Real-Time Applications. In: Proc. of PATMOS 2005, September 22-25 (2005)","DOI":"10.1007\/11556930_9"},{"key":"11_CR15","unstructured":"Fleischmann, M.: Crusoe Power Management: Reducing the Operating Power with LongRun. In: Proc. of HotChips 12 Symposium (2000)"},{"key":"11_CR16","unstructured":"Intel, Inc., The Intel(R) XScale(TM) Microarchitecture Technical Summary (2000)"},{"key":"11_CR17","unstructured":"AMD, Inc., AMD PowerNow Technology (2000)"},{"key":"11_CR18","doi-asserted-by":"crossref","unstructured":"Burd, T.D., Brodersen, R.W.: Design Issue for Dynamic Voltage Scaling. In: Proc. of the 2000 international symposium on low power electronics and design, Rapallo, Italy, pp. 9\u201314 (2000)","DOI":"10.1145\/344166.344181"},{"key":"11_CR19","volume-title":"A Review of Worst-Case Execution-Time Analysis (Editorial)","author":"P. Puscher","year":"1999","unstructured":"Puscher, P., Burns, A.: A Review of Worst-Case Execution-Time Analysis (Editorial), September 24. Kluwer Academic Publishers, Dordrecht (1999)"},{"issue":"2\/3","key":"11_CR20","doi-asserted-by":"publisher","first-page":"249","DOI":"10.1023\/A:1008149332687","volume":"18","author":"A. Colin","year":"2000","unstructured":"Colin, A., Puaut, I.: Worst Case Execution Time Analysis for a Processor with Branch Prediction. Real-Time System\u00a018(2\/3), 249\u2013274 (2000)","journal-title":"Real-Time System"},{"key":"11_CR21","doi-asserted-by":"crossref","unstructured":"Kim, N.S., Austin, T., Mudge, T.: Challenges for Architectural Level Power Modeling. In: Power Aware Computing (2001)","DOI":"10.1007\/978-1-4757-6217-4_16"},{"key":"11_CR22","unstructured":"SNU Real-Time Benchmarks, Get from: http:\/\/archi.snu.ac.kr\/realtime\/benchmark\/"},{"issue":"9","key":"11_CR23","doi-asserted-by":"publisher","first-page":"849","DOI":"10.1109\/TPDS.2004.45","volume":"15","author":"D. Zhu","year":"2004","unstructured":"Zhu, D., Mosse, D., Melhem, R.: Power Aware Scheduling for AND\/OR Graphs in Real-Time Systems. IEEE Trans. On Parallel and Distributed Systems\u00a015(9), 849\u2013864 (2004)","journal-title":"IEEE Trans. On Parallel and Distributed Systems"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11859802_11.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,8]],"date-time":"2023-05-08T17:04:54Z","timestamp":1683565494000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11859802_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540400561","9783540400585"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/11859802_11","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}