{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:51:34Z","timestamp":1725468694223},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540400561"},{"type":"electronic","value":"9783540400585"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11859802_18","type":"book-chapter","created":{"date-parts":[[2006,8,26]],"date-time":"2006-08-26T05:13:27Z","timestamp":1156569207000},"page":"219-230","source":"Crossref","is-referenced-by-count":5,"title":["An Integrated Temporal Partitioning and Mapping Framework for Handling Custom Instructions on a Reconfigurable Functional Unit"],"prefix":"10.1007","author":[{"given":"Farhad","family":"Mehdipour","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hamid","family":"Noori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Morteza Saheb","family":"Zamani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazuaki","family":"Murakami","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mehdi","family":"Sedighi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koji","family":"Inoue","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"18_CR1","doi-asserted-by":"crossref","unstructured":"Arnold, M., Corporaal, H.: Designing domain-specific processors. In: Proceedings of the Design, Automation and Test in Europe Conf., pp. 61\u201366 (2001)","DOI":"10.1145\/371636.371677"},{"key":"18_CR2","doi-asserted-by":"crossref","unstructured":"Atasu, K., Pozzi, L., Lenne, P.: Automatic application-specific instruction-set extensions under microarchitectural constraints. In: 40th Design Automation Conference (2003)","DOI":"10.1145\/775832.775897"},{"key":"18_CR3","unstructured":"Bobda, C.: Synthesis of dataflow graphs for reconfigurable systems using temporal partitioning and temporal placement, Ph.D thesis, Faculty of Computer Science, Electrical Engineering and Mathematics, University of Paderborn (2003)"},{"key":"18_CR4","doi-asserted-by":"crossref","unstructured":"Clark, N., Kudlur, M., Park, H., Mahlke, S., Flautner, K.: Application-specific processing on a general-purpose core via transparent instruction set customization. In: Proceedings of the 37th annual IEEE\/ACM International Symposium on Microarchitecture (2004)","DOI":"10.1109\/MICRO.2004.5"},{"key":"18_CR5","unstructured":"Halfhill, T.R.: MIPS embraces configurable technology, Microprocessor Report (March 3, 2003)"},{"issue":"6","key":"18_CR6","doi-asserted-by":"publisher","first-page":"579","DOI":"10.1109\/12.773795","volume":"48","author":"M. Karthikeya","year":"1999","unstructured":"Karthikeya, M., Gajjala, P., Dinesh, B.: Temporal partitioning and scheduling data flow graphs for reconfigurable computer. IEEE Transactions on Computers\u00a048(6), 579\u2013590 (1999)","journal-title":"IEEE Transactions on Computers"},{"issue":"4","key":"18_CR7","doi-asserted-by":"publisher","first-page":"605","DOI":"10.1145\/605440.605446","volume":"7","author":"R. Kastner","year":"2002","unstructured":"Kastner, R., Kaplan, A., Ogrenci Memik, S., Bozorgzadeh, E.: Instruction generation for hybrid reconfigurable systems. ACM TODAES\u00a07(4), 605\u2013627 (2002)","journal-title":"ACM TODAES"},{"key":"18_CR8","unstructured":"Lee, C., Potkonjak, M., Mangione-Smith, W.H.: MediaBench: A tool for evaluating and synthesizing multimedia and communications systems. In: Proceedings of the 30-th Annual Intl. Symp. On Microarchitecture, pp. 330\u2013335 (1997)"},{"issue":"1","key":"18_CR9","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1016\/j.micpro.2005.03.002","volume":"30","author":"F. Mehdipour","year":"2006","unstructured":"Mehdipour, F., Saheb Zamani, M., Sedighi, M.: An integrated temporal partitioning and physical design framework for static compilation of reconfigurable computing system. International Journal of Microprocessors and Microsystems\u00a030(1), 52\u201362 (2006)","journal-title":"International Journal of Microprocessors and Microsystems"},{"key":"18_CR10","volume-title":"Synthesis and optimization of digital circuits","author":"G.D. Micheli","year":"1994","unstructured":"Micheli, G.D.: Synthesis and optimization of digital circuits. McGraw-Hill, New York (1994)"},{"key":"18_CR11","unstructured":"Noori, H., Murakami, K., Inoue, K.: General overview of an adaptive dynamic extensible processor architecture. In: Workshop on Introspective Architecture (WISA 2006) (2006)"},{"key":"18_CR12","doi-asserted-by":"crossref","unstructured":"Ouaiss, I., Govindarajan, S., Srinivasan, V., Kaul, M., Vemuri, R.: An integrated partitioning and synthesis system for dynamically reconfigurable multi-FPGA architectures. In: Proceedings of the Reconfigurable Architecture Workshop, pp. 31\u201336 (1998)","DOI":"10.1007\/3-540-64359-1_669"},{"key":"18_CR13","doi-asserted-by":"crossref","unstructured":"Razdan, R., Smith, M.D.: A high-performance microarchitecture with hardware-programmable functional units. In: Proceedings of the 27th Annual International Symposium on Microarchitecture, pp. 172\u2013180 (1994)","DOI":"10.1145\/192724.192749"},{"key":"18_CR14","doi-asserted-by":"crossref","unstructured":"Spillane, J., Owen, H.: Temporal partitioning for partially reconfigurable field programmable gate arrays. In: IPPS\/SPDP Workshops, pp. 37\u201342 (1998)","DOI":"10.1007\/3-540-64359-1_670"},{"key":"18_CR15","doi-asserted-by":"publisher","first-page":"115","DOI":"10.1016\/S0141-9331(02)00102-3","volume":"27","author":"C. Tanougast","year":"2003","unstructured":"Tanougast, C., Berviller, Y., Brunet, P., Weber, S., Rabah, H.: Temporal partitioning methodology optimizing FPGA resources for dynamically reconfigurable embedded real-time system. International Journal of Microprocessors and Microsystems\u00a027, 115\u2013130 (2003)","journal-title":"International Journal of Microprocessors and Microsystems"},{"key":"18_CR16","first-page":"99","volume-title":"Proceeding IEEE Symposium on Field Programmable Custom Computing Machines","author":"M. Writhlin","year":"1995","unstructured":"Writhlin, M., Hutchings, B.: A dynamic instruction set computer. In: Proceeding IEEE Symposium on Field Programmable Custom Computing Machines, pp. 99\u2013107. IEEE Computer Society Press, Los Alamitos (1995)"},{"key":"18_CR17","doi-asserted-by":"crossref","unstructured":"Ye, Z.A., et al.: Chimaera: A high-performance architecture with tightly-coupled reconfigurable functional unit. In: Proceeding of 27th ISCA, pp. 225\u2013235 (2000)","DOI":"10.1145\/339647.339687"},{"key":"18_CR18","doi-asserted-by":"crossref","unstructured":"Yu, P., Mitra, T.: Characterizing embedded applications for instruction-set extensible processors. In: Proceedings of Design and Automation Conference, pp. 723\u2013728 (2004)","DOI":"10.1145\/996566.996764"},{"key":"18_CR19","unstructured":"http:\/\/www.eecs.umich.edu\/mibench"},{"key":"18_CR20","unstructured":"http:\/\/www.simplescalar.com"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11859802_18.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T14:43:30Z","timestamp":1605624210000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11859802_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540400561","9783540400585"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/11859802_18","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}