{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:51:41Z","timestamp":1725468701370},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540400561"},{"type":"electronic","value":"9783540400585"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11859802_29","type":"book-chapter","created":{"date-parts":[[2006,8,26]],"date-time":"2006-08-26T05:13:27Z","timestamp":1156569207000},"page":"351-358","source":"Crossref","is-referenced-by-count":2,"title":["Issues and Support for Dynamic Register Allocation"],"prefix":"10.1007","author":[{"given":"Abhinav","family":"Das","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rao","family":"Fu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonia","family":"Zhai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei-Chung","family":"Hsu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"29_CR1","doi-asserted-by":"crossref","unstructured":"Das, A., Fu, R., Zhai, A., Hsu, W.-C.: Issues and Support for Dynamic Register Allocation. Technical Report 06-020, Computer Science, U. of Minnesota (2006)","DOI":"10.1007\/11859802_29"},{"key":"29_CR2","unstructured":"Lu, J., Das, A., Hsu, W.-C., Nguyen, K., Abraham, S.: Dynamic Helper-threaded Prefetching for Sun UltraSPARC Processors. In: MICRO 2005 (2005)"},{"key":"29_CR3","unstructured":"Lu, J., Chen, H., Fu, R., Hsu, W.-C., Othmer, B., Yew, P.-C.: The Performance of Runtime Data Cache Prefetching in a Dynamic Optimization System. In: MICRO 2003 (2003)"},{"key":"29_CR4","unstructured":"Lu, J., Chen, H., Yew, P.-C., Hsu, W.C.: Design and Implementation of a Lightweight Dynamic Optimization System. Journal of Instruction-Level Parallelism\u00a06 (2004)"},{"key":"29_CR5","unstructured":"Luk, C.-K., Muth, R., Patil, H., Cohn, R., Lowney, G.: Ispike: A Post-link Optimizer for the IntelItaniumArchitecture. In: CGO (2004)"},{"key":"29_CR6","unstructured":"Cohn, R., Goodwin, D., Lowney, P.G., Rubin, N.: Spike: An Optimizer for Alpha\/NT Executables. In: Proc. USENIX Windows NT Workshop (August 1997)"},{"key":"29_CR7","doi-asserted-by":"crossref","unstructured":"Goodwin, D.W.: Interprocedural dataflow analysis in an executable optimizer. In: PLDI (1997)","DOI":"10.1145\/258915.258927"},{"key":"29_CR8","doi-asserted-by":"crossref","unstructured":"Probst, M., Krall, A., Scholz, B.: Register Liveness Analysis for Optimizing Dynamic Binary Translation. In: Ninth Working Conference on Reverse Engineering (WCRE 2002) (2002)","DOI":"10.1109\/WCRE.2002.1173062"},{"issue":"1","key":"29_CR9","doi-asserted-by":"publisher","first-page":"128","DOI":"10.1145\/183019.183032","volume":"22","author":"B. Cmelik","year":"1994","unstructured":"Cmelik, B., Keppel, D.: Shade: a fast instruction-set simulator for execution profiling. SIGMETRICS Perform. Eval. Rev.\u00a022(1), 128\u2013137 (1994)","journal-title":"SIGMETRICS Perform. Eval. Rev."},{"key":"29_CR10","doi-asserted-by":"crossref","unstructured":"Cmelik, R.F., Keppel, D.: Shade: A fast instruction-set simulator for execution profiling. Technical Report 93-06-06, CS&E, U. of Washington (June 1993)","DOI":"10.1145\/183018.183032"},{"key":"29_CR11","doi-asserted-by":"crossref","unstructured":"Bala, V., Duesterwald, E., Banerjia, S.: Dynamo: a transparent dynamic optimization system. In: PLDI (2000)","DOI":"10.1145\/349299.349303"},{"key":"29_CR12","doi-asserted-by":"crossref","unstructured":"Bruening, D., Garnett, T., Amarasinghe, S.: An infrastructure for adaptive dynamic optimization. In: CGO (2003)","DOI":"10.1109\/CGO.2003.1191551"},{"key":"29_CR13","unstructured":"Luk, C.-K., Cohn, R., Muth, R., Patil, H., Klauser, A., Lowney, G., Wallace, S., Reddi, V.J., Hazelwood, K.: Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation. In: PLDI (June 2005)"},{"key":"29_CR14","unstructured":"Saxena, A., Hsu, W.-C.: Dynamic Register Allocation for ADORE Runtime Optimization System. Technical Report 04-044, Computer Science, U. of Minnesota (2004)"},{"key":"29_CR15","unstructured":"Intel\u00aeItanium\u00aeArchitecture, Software Developer\u2019s Manual, vol. 1, 2 and 3, http:\/\/www.intel.com\/design\/itanium\/manuals\/iiasdmanual.htm"},{"key":"29_CR16","unstructured":"UltraSPARCTMIII Processor User\u2019s Manual, http:\/\/www.sun.com\/processors\/manuals\/USIIIv2.pdf"},{"key":"29_CR17","doi-asserted-by":"crossref","unstructured":"Jesshope, C.R.: Implementing an efficient vector instruction set in a chip multi-processor using micro-threaded pipelines. In: Proc. ACSAC 2001, Australia Computer Science Communications, vol.\u00a023(4), pp. 80\u201388 (2001)","DOI":"10.1109\/ACAC.2001.903363"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11859802_29.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,8]],"date-time":"2023-05-08T13:04:49Z","timestamp":1683551089000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11859802_29"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540400561","9783540400585"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/11859802_29","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}