{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:51:37Z","timestamp":1725468697933},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540400561"},{"type":"electronic","value":"9783540400585"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11859802_36","type":"book-chapter","created":{"date-parts":[[2006,8,26]],"date-time":"2006-08-26T09:13:27Z","timestamp":1156583607000},"page":"401-408","source":"Crossref","is-referenced-by-count":3,"title":["The Algorithm and Circuit Design of a 400MHz 16-Bit Hybrid Multiplier"],"prefix":"10.1007","author":[{"given":"Li","family":"Zhentao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen","family":"Shuming","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Zhaoliang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"Conghua","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"36_CR1","unstructured":"DSPs Adapt to New Challenges. A White Paper by Berkeley Design Technology, Inc. (2003)"},{"key":"36_CR2","unstructured":"Michael, K., et al.: MMX\n                  TM\n                 Microarchitecture of Pentium\u00ae Processors With MMX Technology and Pentium\u00aeII Microprocessors. Intel Technology Journal, Q3 1997 (1997)"},{"key":"36_CR3","unstructured":"Magnus, S., et al.: An Efficient Twin-Precision Multiplier. In: Proc. of the IEEE 22nd International Conference on Computer Design (ICCD 2004), San Jose, California (2004)"},{"key":"36_CR4","unstructured":"Bewick, G.W.: Fast Multiplications: Algorithms and Imlementation. PhD thesis, Stanford University (1994)"},{"key":"36_CR5","doi-asserted-by":"crossref","unstructured":"Chen, S., Li, Z., et al.: Research and Development of High Performance YHFT Digital Signal Processor. Journal of Computer Research and Development\u00a043 (2006)","DOI":"10.1360\/crad20060606"},{"key":"36_CR6","unstructured":"Li, Z., Li, Z., Xing, Z.: The Full Custom Design of a 16-Bit Multiplier. In: NCCET 2005, Jinan (2005)"},{"key":"36_CR7","doi-asserted-by":"crossref","unstructured":"Knowles, S.: A family of adders. In: The15th IEEE Symposium on Computer Arithmetic (2001)","DOI":"10.1109\/ARITH.2001.930129"},{"key":"36_CR8","unstructured":"Kuo, Q.-W., et al.: Substrate-Bias Optimized 0.18um 2.5GHz 32-bit Adder with Post-Manufacture Tunable Clock. In: The 2005 International Symposium on VLSI Technology, Systems, and Applications (2005 VLSI-TSA), Hsinchu, Taiwan (2005)"},{"key":"36_CR9","unstructured":"Lei, C., Li, Z., Li, S.: The Circuit Optimization of a 32-Bit static Adder. In: NCCET 2005, Jinan (2005)"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11859802_36.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T07:20:10Z","timestamp":1619508010000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11859802_36"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540400561","9783540400585"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/11859802_36","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}