{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:24:36Z","timestamp":1758893076987},"publisher-location":"Berlin, Heidelberg","reference-count":23,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540400561"},{"type":"electronic","value":"9783540400585"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11859802_4","type":"book-chapter","created":{"date-parts":[[2006,8,26]],"date-time":"2006-08-26T09:13:27Z","timestamp":1156583607000},"page":"24-37","source":"Crossref","is-referenced-by-count":4,"title":["Using Branch Prediction Information for Near-Optimal I-Cache Leakage"],"prefix":"10.1007","author":[{"given":"Sung Woo","family":"Chung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kevin","family":"Skadron","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"4_CR1","doi-asserted-by":"publisher","first-page":"319","DOI":"10.1109\/JSSC.2002.807414","volume":"38","author":"A. Agarwal","year":"2003","unstructured":"Agarwal, A., Hai, L., Roy, K.: A Single-Vt Low-Leakage Gated-Ground Cache for Deep Submicron. IEEE Journal of Solid-State Circuits\u00a038, 319\u2013328 (2003)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"4_CR2","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T. Austin","year":"2002","unstructured":"Austin, T., Larson, E., Ernst, D.: Simplescalar: An Infrastructure for Computer System Modeling. IEEE Computer Magazine\u00a035, 59\u201367 (2002)","journal-title":"IEEE Computer Magazine"},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"Flautner, K., Kim, N.S., Martin, S., Blaauw, D., Mudge, T.: Drowsy Caches: Simple Techniques for Reducing Leakage Power. In: Proc. of Int. Symp. on Computer Architecture, pp. 148\u2013157 (2002)","DOI":"10.1145\/545214.545232"},{"key":"4_CR4","doi-asserted-by":"publisher","first-page":"91","DOI":"10.1109\/92.994983","volume":"10","author":"F. Hamzaoglu","year":"2002","unstructured":"Hamzaoglu, F., Ye, Y., Keshavarzi, A., Zhang, K., Narendra, S., Borkar, S., Stan, M., De, V.: Analysis of Dual-VT SRAM cells with Full-Swing Single-Ended Bit Line Sensing for On-Chip Cache. IEEE Transaction on VLSI Systems\u00a010, 91\u201395 (2002)","journal-title":"IEEE Transaction on VLSI Systems"},{"key":"4_CR5","doi-asserted-by":"crossref","unstructured":"Hu, J.S., Nadgir, A., Vijaykrishnan, N., Irwin, M.J., Kandemir, M.: Exploiting Program Hotspots and Code Sequentiality for Instruction Caches Leakage Management. In: Proc. of Int. Symp. on Low Power Electronics and Design, pp. 593\u2013601 (2003)","DOI":"10.1145\/871506.871606"},{"key":"4_CR6","doi-asserted-by":"crossref","unstructured":"Kaxiras, S., Hu, Z., Martonosi, M.: Cache decay: Exploiting generational behavior to reduce cache leakage power. In: Proc. of Int. Symp. on Computer Architecture, pp. 240\u2013251 (2001)","DOI":"10.1145\/379240.379268"},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"Kessler, R.: The Alpha 21264 Microprocessor. IEEE Micro Magazine, 24\u201336 (1999)","DOI":"10.1109\/40.755465"},{"issue":"2","key":"4_CR8","doi-asserted-by":"publisher","first-page":"167","DOI":"10.1109\/TVLSI.2003.821550","volume":"12","author":"N.S. Kim","year":"2004","unstructured":"Kim, N.S., Flautner, K., Blaauw, D., Mudge, T.: Circuit and Microarchitectural Techniques for Reducing Cache Leakage Power. IEEE Transaction on VLSI Systems\u00a012(2), 167\u2013184 (2004)","journal-title":"IEEE Transaction on VLSI Systems"},{"key":"4_CR9","doi-asserted-by":"crossref","unstructured":"Kim, N.S., Flautner, K., Blaauw, D., Mudge, T.: Single-Vdd and Single-Vt Super-Drowsy Techniques for Low-Leakage High-Performance Instruction Caches. In: Proc. of Int. Symp. on Low Power Electronics and Design, pp. 54\u201357 (2004)","DOI":"10.1145\/1013235.1013254"},{"key":"4_CR10","doi-asserted-by":"crossref","unstructured":"Li, L., Degalahal, V., Vojaykrishnan, N., Kandemir, M., Irwin, M.J.: Soft Error and Energy Consumption Interactions: A Data Cache Perspective. In: Proc. of Int. Symp. on Low Power Electronics and Design, pp. 132\u2013137 (2004)","DOI":"10.1145\/1013235.1013273"},{"key":"4_CR11","doi-asserted-by":"crossref","unstructured":"Li, L., Kadayif, I., Tsai, Y.-F., Vijaykrishnan, N., Kandemir, M., Irwin, M.J., Sivasubramaniam, A.: Leakage Energy Management in Cache Hierarchies. In: Proc. of Int. Conf. on Parallel Architectures and Compilation Techniques, pp. 131\u2013140 (2002)","DOI":"10.1109\/PACT.2002.1106012"},{"key":"4_CR12","unstructured":"Li, Y., Parikh, D., Zhang, Y., Sankaranarayanan, K., Stan, M., Skadron, K.: State-Preserving vs. Non-State-Preserving Leakage Control in Caches. In: Proc. of the Design Automation and Test in Europe Conference, pp. 22\u201327 (2004)"},{"key":"4_CR13","doi-asserted-by":"crossref","unstructured":"Manne, S., Klauser, A., Grunwald, D.: Pipeline Gating: Speculation Control for Energy Reduction. In: Proc. of Int. Symp. on Computer Architecture, pp. 132\u2013141 (1998)","DOI":"10.1145\/279361.279377"},{"key":"4_CR14","unstructured":"McFaring, S.: Combining Branch Predictors. Technical Note TN-36. DEC (June 1993)"},{"key":"4_CR15","doi-asserted-by":"crossref","unstructured":"Nii, K., et al.: A Low Power SRAM Using Auto-Backgate-Controlled MT-CMOS. In: Proc. of Int. Symp. on Low Power Electronics and Design, pp. 293\u2013298 (1998)","DOI":"10.1145\/280756.280939"},{"key":"4_CR16","doi-asserted-by":"crossref","unstructured":"Powell, M., Yang, S.-H., Falsafi, B., Roy, K., Vijaykumar, T.N.: Gated-Vdd: A circuit technique to reduce leakage in deep-submicron cache memories. In: Proc. of Int. Symp. on Low Power Electronics and Design, pp. 90\u201395 (2000)","DOI":"10.1145\/344166.344526"},{"issue":"11","key":"4_CR17","doi-asserted-by":"publisher","first-page":"675","DOI":"10.1016\/j.sysarc.2004.02.004","volume":"50","author":"G. Reinman","year":"2004","unstructured":"Reinman, G., Calder, B.: Using a Serial Cache for Energy Efficient Instruction Fetching. Journal of Systems Architecture\u00a050(11), 675\u2013685 (2004)","journal-title":"Journal of Systems Architecture"},{"key":"4_CR18","unstructured":"Yang, S., Falsafi, B.: Near-Optimal Precharging in High-Performance Nanoscale CMOS Caches. In: Proc. of Int. Symp. on Microarchitecture (2003)"},{"key":"4_CR19","doi-asserted-by":"crossref","unstructured":"Yang, S., Powell, M., Falsafi, B., Roy, K., Vijaykumar, T.: An Integrated Circuit\/ Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches. In: Proc. of Int. Symp. on High-Performance Computer Architecture, pp. 147\u2013157 (2001)","DOI":"10.1109\/HPCA.2001.903259"},{"key":"4_CR20","doi-asserted-by":"crossref","unstructured":"Zhang, W., Hu, J., Degalahal, V., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.: Compiler-Directed Instruction Cache Leakage Optimization. In: Proc. of Int. Symp. on Microarchitecture, pp. 208\u2013218 (2002)","DOI":"10.1109\/MICRO.2002.1176251"},{"key":"4_CR21","unstructured":"ARM. ARM 1136 Technical Reference Manual, Available in, http:\/\/www.arm.com"},{"key":"4_CR22","unstructured":"ITRS (International Technology Roadmap for Semiconductor), Available in, http:\/\/public.itrs.net"},{"key":"4_CR23","unstructured":"Standard Performance Evaluation Corp.. Available in, http:\/\/www.specbench.org"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11859802_4.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T19:43:37Z","timestamp":1605642217000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11859802_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540400561","9783540400585"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/11859802_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}