{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,5]],"date-time":"2026-05-05T06:20:08Z","timestamp":1777962008222,"version":"3.51.4"},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540400561","type":"print"},{"value":"9783540400585","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11859802_6","type":"book-chapter","created":{"date-parts":[[2006,8,26]],"date-time":"2006-08-26T09:13:27Z","timestamp":1156583607000},"page":"52-66","source":"Crossref","is-referenced-by-count":19,"title":["Enhancing Last-Level Cache Performance by Block Bypassing and Early Miss Determination"],"prefix":"10.1007","author":[{"given":"Haakon","family":"Dybdahl","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Per","family":"Stenstr\u00f6m","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"6_CR1","doi-asserted-by":"crossref","unstructured":"Abraham, S.G., Sugumar, R.A., Windheiser, D., Rau, B.R., Gupta, R.: Predictability of load\/store instruction latencies. In: MICRO, vol.\u00a026 (1993)","DOI":"10.1109\/MICRO.1993.282750"},{"key":"6_CR2","doi-asserted-by":"crossref","unstructured":"Austin, T., Larson, E., Ernst, D.: SimpleScalar: an infrastructure for computer system modeling. IEEE Computer\u00a035(2) (2002)","DOI":"10.1109\/2.982917"},{"issue":"2","key":"6_CR3","doi-asserted-by":"publisher","first-page":"78","DOI":"10.1147\/sj.52.0078","volume":"5","author":"L. Belady","year":"1966","unstructured":"Belady, L.: A study of replacement algorithms for a virtual-storage computer. IBM Systems Journal\u00a05(2), 78\u2013101 (1966)","journal-title":"IBM Systems Journal"},{"key":"6_CR4","doi-asserted-by":"crossref","unstructured":"Chi, C.-H., Dietz, H.: Improving cache performance by selective cache bypass. In: Annual Hawaii International Conference on System Sciences (1989)","DOI":"10.1109\/HICSS.1989.47168"},{"key":"6_CR5","doi-asserted-by":"publisher","first-page":"373","DOI":"10.1016\/j.micpro.2004.03.019","volume":"V28","author":"J. Jalminger","year":"2004","unstructured":"Jalminger, J., Stenstrom, P.: A cache block reuse prediction scheme. Microprocessors and Microsystems\u00a0V28, 373\u2013385 (2004)","journal-title":"Microprocessors and Microsystems"},{"key":"6_CR6","doi-asserted-by":"crossref","unstructured":"John, L.K., Subramanian, A.: Design and performance evaluation of a cache assist to implement selective caching. In: Proc. of Intl. Conf. on Comp. Design (1997)","DOI":"10.1109\/ICCD.1997.628916"},{"issue":"12","key":"6_CR7","doi-asserted-by":"publisher","first-page":"1338","DOI":"10.1109\/12.817393","volume":"48","author":"T.L. Johnson","year":"1999","unstructured":"Johnson, T.L., Connors, D.A., Merten, M.C., Hwu, W.-M.W.: Run-time cache bypassing. IEEE Transactions on Computers\u00a048(12), 1338\u20131354 (1999)","journal-title":"IEEE Transactions on Computers"},{"key":"6_CR8","doi-asserted-by":"crossref","unstructured":"Kampe, M., Stenstr\u00f6m, P., Dubois, M.: Self-correcting LRU replacement policies. In: CF 2004: Proc. of the 1st conf. on Computing frontiers (2004)","DOI":"10.1145\/977091.977117"},{"key":"6_CR9","volume-title":"High Performance Memory Systems","author":"M. Karlsson","year":"2003","unstructured":"Karlsson, M., Hagersten, E.: Timestamp-based selective cache allocation. In: High Performance Memory Systems. Springer, Heidelberg (2003)"},{"key":"6_CR10","doi-asserted-by":"publisher","first-page":"191","DOI":"10.1145\/139669.139727","volume-title":"ISCA 1992","author":"S. McFarling","year":"1992","unstructured":"McFarling, S.: Cache replacement with dynamic exclusion. In: ISCA 1992, pp. 191\u2013200. ACM Press, New York (1992)"},{"key":"6_CR11","unstructured":"Memik, G., Reinman, G., Mangione-Smith, W.H.: Just say no: Benefits of early cache miss determination. In: HPCA (2003)"},{"key":"6_CR12","doi-asserted-by":"crossref","unstructured":"Panait, V.-M., Sasturkar, A., Wong, W.-F.: Static identification of delinquent loads. In: Int. symp. on Code generation and optimization (2004)","DOI":"10.1109\/CGO.2004.1281683"},{"key":"6_CR13","doi-asserted-by":"crossref","unstructured":"Rivers, J.A., Tam, E.S., Tyson, G.S., Davidson, E.S., Farrens, M.: Utilizing reuse information in data cache management. In: ICS (1998)","DOI":"10.1145\/277830.277941"},{"key":"6_CR14","doi-asserted-by":"crossref","unstructured":"Sugumar, R.A., Abraham, S.G.: Efficient simulation of caches under optimal replacement with applications to miss characterization. In: Joint International Conference on Measurement and modeling of computer systems (1993)","DOI":"10.1145\/166955.166974"},{"key":"6_CR15","doi-asserted-by":"crossref","unstructured":"Tyson, G., Farrens, M., Matthews, J., Pleszkun, A.R.: A modified approach to cache management. In: MICRO (1995)","DOI":"10.1109\/MICRO.1995.476816"},{"key":"6_CR16","unstructured":"Wong, W.A., Baer, J.-L.: Modified LRU policies for improving second-level cache behavior. In: HPCA (2000)"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11859802_6.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T19:43:42Z","timestamp":1605642222000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11859802_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540400561","9783540400585"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/11859802_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2006]]}}}