{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:51:08Z","timestamp":1725468668806},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540400561"},{"type":"electronic","value":"9783540400585"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11859802_60","type":"book-chapter","created":{"date-parts":[[2006,8,26]],"date-time":"2006-08-26T09:13:27Z","timestamp":1156583607000},"page":"574-580","source":"Crossref","is-referenced-by-count":0,"title":["Low-Power Data Cache Architecture by Address Range Reconfiguration for Multimedia Applications"],"prefix":"10.1007","author":[{"given":"Hoon-Mo","family":"Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gi-Ho","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shin-Dug","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"60_CR1","doi-asserted-by":"crossref","unstructured":"Sohoni, S., Xu, Z., Min, R., Hu, Y.: A Study of Memory System Performance of Multimedia Applications. In: Proceedings of the ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, pp. 206\u2013215 (2001)","DOI":"10.1145\/378420.378784"},{"key":"60_CR2","unstructured":"Muresan, V., O\u2019Connor, N., Murphy, N., Marlow, S., McGrath, S.: Low Power Techniques for Video Compression. In: Irish Signals and Systems Conference, Cork, Ireland (2002)"},{"key":"60_CR3","doi-asserted-by":"crossref","unstructured":"Pisharath, J., Choudhary, A.N.: An Integrated Approach to Reducing Power Dissipation in Memory Hierarchies. In: Proceedings of the 2002 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, Grenoble, France, pp. 88\u201397 (2002)","DOI":"10.1145\/581630.581645"},{"key":"60_CR4","doi-asserted-by":"crossref","unstructured":"Pettis, N., Le Cai, Lu, Y.-H.: Dynamic Power Management for Streaming Data. In: Proceedings of the 2004 International Symposium on Low Power Electronics and Design, pp. 62\u201365 (2004)","DOI":"10.1145\/1013235.1013256"},{"issue":"5","key":"60_CR5","doi-asserted-by":"publisher","first-page":"782","DOI":"10.1109\/76.856455","volume":"10","author":"D.F. Zucker","year":"2000","unstructured":"Zucker, D.F., Lee, R.B., Flynn, M.J.: Hardware and Software Cache Prefetching Techniques for MPEG Benchmarks. IEEE Transactions of Circuits and Systems for Video Technilogy\u00a010(5), 782\u2013796 (2000)","journal-title":"IEEE Transactions of Circuits and Systems for Video Technilogy"},{"key":"60_CR6","doi-asserted-by":"crossref","unstructured":"Soderquist, P., Leeser, M.: Optimizing the Data Cache Performance of a Software MPEG-2 Video Decoder. In: Proceedings of the fifth ACM International Conference on Multimedia, Seattle, Washington, United States, pp. 291\u2013301 (1997)","DOI":"10.1145\/266180.266380"},{"key":"60_CR7","doi-asserted-by":"crossref","unstructured":"Lee, H.-H.S., Tyson, G.S.: Region-Based Caching: An Energy-Delay Efficient Memory Architecture for Embedded Processors. In: Proceedings of the 2000 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, San Jose, California, United States, pp. 120\u2013127 (2000)","DOI":"10.1145\/354880.354898"},{"key":"60_CR8","unstructured":"MPEG Software Simulation Group, http:\/\/www.mpeg.org\/MPEG\/MSSG"},{"key":"60_CR9","unstructured":"SimpleScalar LLC, http:\/\/www.simplescalar.com"},{"key":"60_CR10","unstructured":"MiBench Version 1.0, http:\/\/www.eecs.umich.edu\/mibench"},{"key":"60_CR11","doi-asserted-by":"crossref","unstructured":"Guthaus, M.R., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge, T., Brown, R.B.: MiBench: A free, commercially representative embedded benchmark suite. In: IEEE 4th Annual Workshop on Workload Characterization, Austin, TX (2001)","DOI":"10.1109\/WWC.2001.990739"},{"key":"60_CR12","unstructured":"Western Research Laboratory, http:\/\/research.compaq.com\/wrl\/people\/jouppi\/CACTI.html"},{"key":"60_CR13","unstructured":"Shivakumar, P., Jouppi, N.P.: CACTI 3.0: An Integrated Cache Timing, Power, and Area Model, WRL Research Report 2001\/2, Palo Alto, California, United States (2001)"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11859802_60.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T19:43:42Z","timestamp":1605642222000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11859802_60"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540400561","9783540400585"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/11859802_60","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}