{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:51:21Z","timestamp":1725468681795},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540400561"},{"type":"electronic","value":"9783540400585"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11859802_62","type":"book-chapter","created":{"date-parts":[[2006,8,26]],"date-time":"2006-08-26T09:13:27Z","timestamp":1156583607000},"page":"588-594","source":"Crossref","is-referenced-by-count":2,"title":["An Architectural Leakage Power Reduction Method for Instruction Cache in Ultra Deep Submicron Microprocessors"],"prefix":"10.1007","author":[{"given":"Chengyi","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongwei","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Minxuan","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zuocheng","family":"Xing","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"62_CR1","doi-asserted-by":"crossref","unstructured":"Powell, M.D., et al.: Gated-Vdd: A Circuit Technique to Reduce Leakage in Deep- Submicron Cache Memories. In: ISLPED 2000, pp. 90\u201395 (2000)","DOI":"10.1145\/344166.344526"},{"key":"62_CR2","doi-asserted-by":"crossref","unstructured":"Kaxiras, S., Hu, Z., Martonosi, M.: Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power. In: ISCA 2001, pp. 240\u2013251 (2001)","DOI":"10.1145\/384285.379268"},{"key":"62_CR3","doi-asserted-by":"crossref","unstructured":"Flautner, K., Kim, N.S., Martin, S., Blaauw, D., Mudge, T.: Drowsy Caches: Simple Techniques for Reducing Leakage Power. In: ISCA 2002, pp. 147\u2013157 (2002)","DOI":"10.1145\/545214.545232"},{"key":"62_CR4","doi-asserted-by":"crossref","unstructured":"Pering, T., Burd, T., Brodersen, R.: The Simulation and Evaluation of Dynamic Voltage Scaling Algorithms. In: ISLPED 1998, pp. 76\u201381 (1998)","DOI":"10.1145\/280756.280790"},{"key":"62_CR5","unstructured":"Li, Y., et al.: State-preserving vs. Non-state-preserving Leakage Control in Caches. In: DATE 2004 (2004)"},{"key":"62_CR6","doi-asserted-by":"crossref","unstructured":"Meng, Y., Sherwood, T., Kastner, R.: On the Limits of Leakage Power Reduction in Caches. In: HPCA11 (2005)","DOI":"10.1145\/1089008.1089009"},{"key":"62_CR7","doi-asserted-by":"crossref","unstructured":"Kaxiras, S., et al.: A Simple Mechanism to Adapt Leakage-Control Policies to Temperature. In: ISLPED 2005 (2005)","DOI":"10.1145\/1077603.1077617"},{"issue":"3","key":"62_CR8","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1145\/268806.268810","volume":"25","author":"D. Burger","year":"1997","unstructured":"Burger, D., Austin, T.: The SimpleScalar Tool Set, version 2.0. Computer Architecture News\u00a025(3), 13\u201325 (1997)","journal-title":"Computer Architecture News"},{"key":"62_CR9","doi-asserted-by":"crossref","unstructured":"Kessler, R.: The Alpha 21264 Microprocessor. IEEE Micro, 24\u201336 (March 1999)","DOI":"10.1109\/40.755465"},{"key":"62_CR10","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A Framework for Architectural-level Power Analysis and Optimization. In: The 27th ISCA, pp. 83\u201394 (June 2000)","DOI":"10.1145\/342001.339657"},{"key":"62_CR11","unstructured":"Zhang, Y., et al.: Hotleakage: An Architectural, Temperature-aware Model of Subthreshold and Gate Leakage. Tech. Report CS-2003-05, University of Virginia (March 2003)"},{"key":"62_CR12","unstructured":"http:\/\/www.cs.ucsd.edu\/~calder\/simpoint\/"},{"key":"62_CR13","volume-title":"Computer Architecture: A Quantitative Approach","author":"J.L. Hennessy","year":"2002","unstructured":"Hennessy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative Approach, 3rd edn. Morgan Kaufmann Publish., San Francisco (2002)","edition":"3"},{"key":"62_CR14","unstructured":"Sair, S., Sherwood, T., Calder, B.: Quantifying load stream behavior. In: The HPCA-8 (February 2002)"},{"key":"62_CR15","doi-asserted-by":"crossref","unstructured":"Smith, J., Hsu, W.-C.: Prefetching in Supercomputer Instruction Caches. In: Proc of Int. Conf. on Supercomputing, pp. 588\u2013597 (November 1992)","DOI":"10.1109\/SUPERC.1992.236645"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11859802_62.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T19:43:43Z","timestamp":1605642223000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11859802_62"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540400561","9783540400585"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/11859802_62","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}