{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,24]],"date-time":"2026-04-24T01:21:27Z","timestamp":1776993687353,"version":"3.51.4"},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540400561","type":"print"},{"value":"9783540400585","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11859802_7","type":"book-chapter","created":{"date-parts":[[2006,8,26]],"date-time":"2006-08-26T09:13:27Z","timestamp":1156583607000},"page":"67-80","source":"Crossref","is-referenced-by-count":2,"title":["A Study of the Performance Potential for Dynamic Instruction Hints Selection"],"prefix":"10.1007","author":[{"given":"Rao","family":"Fu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiwei","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonia","family":"Zhai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei-Chung","family":"Hsu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"7_CR1","unstructured":"Alpha architecture handbook (October 1998)"},{"key":"7_CR2","unstructured":"Beyls, K., D\u2018Hollander, E.: Compile-time cache hint generationfor epic architectures. In: EPIC-2 (November 2002)"},{"issue":"4","key":"7_CR3","doi-asserted-by":"publisher","first-page":"223","DOI":"10.1016\/j.sysarc.2004.09.004","volume":"51","author":"K. Beyls","year":"2005","unstructured":"Beyls, K., D\u2019Hollander, E.H.: Generating cache hints for improved program efficiency. J. Syst. Archit.\u00a051(4), 223\u2013250 (2005)","journal-title":"J. Syst. Archit."},{"key":"7_CR4","unstructured":"Luk, C.K., et al.: Ispike: a post-link optimizer for the intel\u00aeitanium\u00aearchitecture. In: CGO 2004, pp. 15\u201326 (2004)"},{"key":"7_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"77","DOI":"10.1007\/978-3-540-24644-2_6","volume-title":"Languages and Compilers for Parallel Computing","author":"H. Yang","year":"2004","unstructured":"Yang, H., et al.: Compiler-assisted cache replacement: Problem formulation and performance evaluation. In: Rauchwerger, L. (ed.) LCPC 2003. LNCS, vol.\u00a02958, pp. 77\u201392. Springer, Heidelberg (2004)"},{"key":"7_CR6","unstructured":"Lu, J., et al.: Design and implementation of a lightweight dynamic optimization system. JLPT\u00a06(1) (2004)"},{"key":"7_CR7","unstructured":"Lu, J., et al.: Dynamic helper threaded prefetching on the sun ultrasparc cmp processor. In: MICRO 2005, pp. 93\u2013104 (2005)"},{"key":"7_CR8","doi-asserted-by":"crossref","unstructured":"Tendler, J.M., et al.: Power4 system microarchitecture (October 2001)","DOI":"10.1147\/rd.461.0005"},{"key":"7_CR9","doi-asserted-by":"crossref","unstructured":"Song, Y., et al.: Design and implementation of a compiler framework for helper threading on multi-core processors. In: PaCT 2005, pp. 99\u2013109 (2005)","DOI":"10.1109\/PACT.2005.17"},{"key":"7_CR10","unstructured":"Want, Z., et al.: Using the compiler to improve cache replacement decisions. In: PACT 2002, pp. 199\u2013208 (2002)"},{"key":"7_CR11","unstructured":"Hewlett-Packard Company: PA-RISC 1.1 Architecture and Instruction Set Reference Manual, 3rd edn. (February 1994)"},{"key":"7_CR12","unstructured":"IBM. PowerPC User Instruction Set Architecture (September 2003)"},{"key":"7_CR13","unstructured":"Intel Corp. Intel\u00aeItanium\u00ae2 Processor Reference Manual for Software Development and Optimization (May 2004)"},{"key":"7_CR14","unstructured":"Intel Corp. Intel\u00aeIA-64 Architecture Software Developer\u2019s Manual (January 2006)"},{"key":"7_CR15","volume-title":"PA-RISC 2.0 Architecture","author":"G. Kane","year":"1995","unstructured":"Kane, G.: PA-RISC 2.0 Architecture. Prentice-Hall, Englewood Cliffs (1995)"},{"key":"7_CR16","doi-asserted-by":"crossref","unstructured":"Kurpanek, G., et al.: Pa7200: a pa-risc processor with integrated high performance mp bus interface. In: Compcon Spring 1994, Digest of Papers, pp. 375\u2013382 (1994)","DOI":"10.1109\/CMPCON.1994.282903"},{"key":"7_CR17","doi-asserted-by":"crossref","unstructured":"Lee, R., Huck, J.: 64-bit and multimedia extensions in the pa-risc 2.0 architecture. In: Compcon 1996, pp. 152\u2013160 (February 1996)","DOI":"10.1109\/CMPCON.1996.501762"},{"key":"7_CR18","unstructured":"SPARC International, Inc. The SPARC Architecture Manual Version 9 (1994)"},{"key":"7_CR19","unstructured":"Standard Performance Evaluation Corp., http:\/\/www.spec.org\/cpu2000"},{"key":"7_CR20","unstructured":"Sun Microsystems Inc. UltraSPARC\u00aeIII Processor User\u2019s Manual (January 2004)"},{"key":"7_CR21","unstructured":"Sun Microsystems Inc. UltraSPARC\u00aeIV+ Processor User\u2019s Manual Supplement (October 2005)"},{"key":"7_CR22","unstructured":"Sun Studio Compilers and Tools, http:\/\/developers.sun.com\/prodtech\/cc\/index.jsp"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11859802_7.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T16:32:29Z","timestamp":1736526749000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11859802_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540400561","9783540400585"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/11859802_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2006]]}}}