{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:25:55Z","timestamp":1725470755523},"publisher-location":"Berlin, Heidelberg","reference-count":5,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540459071"},{"type":"electronic","value":"9783540459095"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11881223_115","type":"book-chapter","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T15:45:14Z","timestamp":1158939914000},"page":"904-907","source":"Crossref","is-referenced-by-count":0,"title":["Hardware Implementation of AES Based on Genetic Algorithm"],"prefix":"10.1007","author":[{"given":"Li","family":"Wang","sequence":"first","affiliation":[]},{"given":"Youren","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Rui","family":"Yao","sequence":"additional","affiliation":[]},{"given":"Zhai","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"Brokalakis, A., Kakarountas, A.P., Goutis, C.: A High-throughput Area Efficient FPGA Implementation of AES-128 Encryption. In: IEEE Workshop on Signal Processing System Design and Implementation, Athens, Greece, pp. 116\u2013126 (2005)","key":"115_CR1","DOI":"10.1109\/SIPS.2005.1579849"},{"key":"115_CR2","doi-asserted-by":"publisher","first-page":"957","DOI":"10.1109\/TVLSI.2004.832943","volume":"12","author":"X.-m. Zhang","year":"2005","unstructured":"Zhang, X.-m., Psrhi, K.K.: High-speed VLSI Architectures for the AES Algorithm. IEEE Transaction on Very Large Scale Integration (VLSI) Systems\u00a012, 957\u2013967 (2005)","journal-title":"IEEE Transaction on Very Large Scale Integration (VLSI) Systems"},{"key":"115_CR3","first-page":"1554","volume":"10","author":"G.-Z. Xiao","year":"2003","unstructured":"Xiao, G.-Z., Bai, E.-J., Liu, X.-J.: Some New Developments on the Cryptanalysis of AES. Acta Electronica Sinica\u00a010, 1554\u20131579 (2003)","journal-title":"Acta Electronica Sinica"},{"key":"115_CR4","first-page":"62","volume":"28","author":"X.-Y. Huang","year":"2005","unstructured":"Huang, X.-Y., Dai, Z.-B.: Design on FPGA Implementation of AES Algorithm chip. Microelectronics and computer\u00a028, 62\u201368 (2005)","journal-title":"Microelectronics and computer"},{"unstructured":"Lai, Y.-K., Chang, L.-C., Chen, L.-F., Chou, C.-C., Chiu, C.-W.: A Novel Memoryless AES Cipher Architecture for Networking Applications. In: International Symposium on Circuit and systems, Vancouver, Canada, pp. 23\u201326 (2004)","key":"115_CR5"}],"container-title":["Lecture Notes in Computer Science","Advances in Natural Computation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11881223_115.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T07:28:36Z","timestamp":1619508516000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11881223_115"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540459071","9783540459095"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/11881223_115","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}