{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T14:46:02Z","timestamp":1776955562978,"version":"3.51.4"},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540465591","type":"print"},{"value":"9783540465614","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11894063_19","type":"book-chapter","created":{"date-parts":[[2006,10,16]],"date-time":"2006-10-16T21:49:01Z","timestamp":1161035341000},"page":"232-241","source":"Crossref","is-referenced-by-count":78,"title":["Three-Phase Dual-Rail Pre-charge Logic"],"prefix":"10.1007","author":[{"given":"Marco","family":"Bucci","sequence":"first","affiliation":[]},{"given":"Luca","family":"Giancane","sequence":"additional","affiliation":[]},{"given":"Raimondo","family":"Luzzi","sequence":"additional","affiliation":[]},{"given":"Alessandro","family":"Trifiletti","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"19_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1007\/3-540-48405-1_25","volume-title":"Advances in Cryptology - CRYPTO \u201999","author":"P. Kocher","year":"1999","unstructured":"Kocher, P., Jaffe, J., Jun, B.: Differential power analysis. In: Wiener, M. (ed.) CRYPTO 1999. LNCS, vol.\u00a01666, pp. 388\u2013397. Springer, Heidelberg (1999)"},{"issue":"5","key":"19_CR2","doi-asserted-by":"publisher","first-page":"541","DOI":"10.1109\/TC.2002.1004593","volume":"51","author":"T.S. Messerges","year":"2002","unstructured":"Messerges, T.S., Dabbish, E.A., Sloan, R.H.: Examining Smart-Card Security under the Threat of Power Analysis Attacks. IEEE Trans. Computers\u00a051(5), 541\u2013552 (2002)","journal-title":"IEEE Trans. Computers"},{"key":"19_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"292","DOI":"10.1007\/3-540-48059-5_25","volume-title":"Cryptographic Hardware and Embedded Systems","author":"J. Coron","year":"1999","unstructured":"Coron, J.: Resistance Against Differential Power Analysis for Elliptic Curve Cryptosystems. In: Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 1999. LNCS, vol.\u00a01717, pp. 292\u2013302. Springer, Heidelberg (1999)"},{"key":"19_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"252","DOI":"10.1007\/3-540-44499-8_20","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2000","author":"C. Clavier","year":"2000","unstructured":"Clavier, C., Coron, J., Dabbous, N.: Differential Power Analysis in the Presence of Hardware Countermeasures. In: Paar, C., Ko\u00e7, \u00c7.K. (eds.) CHES 2000. LNCS, vol.\u00a01965, pp. 252\u2013263. Springer, Heidelberg (2000)"},{"key":"19_CR5","doi-asserted-by":"crossref","unstructured":"Benini, L., Omerbegovic, E., Macii, A., Poncino, M., Macii, E., Pro, F.: Energy-aware design techniques for differential power analysis protection. In: Proc. Design Automation Conf. (DAT 2003), pp. 36\u201341 (2003)","DOI":"10.1145\/775832.775845"},{"key":"19_CR6","doi-asserted-by":"crossref","unstructured":"Saputra, H., Vijaykrishnan, N., Kandemir, M., Irwin, M.J., Brooks, R., Kim, S., Zhang, W.: Masking the energy behavior of DES encryption. In: Proc. Design, Automation and Test in Europe Conf (DAT 2003), pp. 84\u201389 (2003)","DOI":"10.1109\/DATE.2003.1253591"},{"issue":"3","key":"19_CR7","doi-asserted-by":"publisher","first-page":"179","DOI":"10.1109\/TDSC.2004.25","volume":"1","author":"G.B. Ratanpal","year":"2004","unstructured":"Ratanpal, G.B., Williams, R.D., Blalock, T.N.: An On-Chip Suppression Countermeasure to Power Analysis Attacks. IEEE Trans. Dependable and Secure Computing\u00a01(3), 179\u2013189 (2004)","journal-title":"IEEE Trans. Dependable and Secure Computing"},{"key":"19_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"71","DOI":"10.1007\/3-540-44499-8_5","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2000","author":"A. Shamir","year":"2000","unstructured":"Shamir, A.: Protecting Smart Cards from Passive Power Analysis with Detached Power Supplies. In: Paar, C., Ko\u00e7, \u00c7.K. (eds.) CHES 2000. LNCS, vol.\u00a01965, pp. 71\u201377. Springer, Heidelberg (2000)"},{"key":"19_CR9","doi-asserted-by":"crossref","unstructured":"Golic, J.D., Menicocci, R.: Universal Masking on Logic Gate Level. Electronics Lett.\u00a040(9) (April 2004)","DOI":"10.1049\/el:20040385"},{"key":"19_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"481","DOI":"10.1007\/978-3-540-30205-6_50","volume-title":"Integrated Circuit and System Design","author":"M. Bucci","year":"2004","unstructured":"Bucci, M., Guglielmo, M., Luzzi, R., Trifiletti, A.: A Power Consumption Randomization Countermeasure for DPA-Resistant Cryptographic Processors. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds.) PATMOS 2004. LNCS, vol.\u00a03254, pp. 481\u2013490. Springer, Heidelberg (2004)"},{"key":"19_CR11","doi-asserted-by":"crossref","unstructured":"Bucci, M., Guglielmo, M., Luzzi, R., Trifiletti, A.: A Countermeasure against Differential Power Analysis based on Random Delay Insertion. In: Proc. IEEE Intl. Symp. Circuits and Systems (ISCAS 2005), pp. 3547\u20133550 (2005)","DOI":"10.1109\/ISCAS.2005.1465395"},{"key":"19_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"351","DOI":"10.1007\/978-3-540-30574-3_24","volume-title":"Topics in Cryptology \u2013 CT-RSA 2005","author":"S. Mangard","year":"2005","unstructured":"Mangard, S., Popp, T., Gammel, B.M.: Side-Channel Leakage of Masked CMOS Gates. In: Menezes, A. (ed.) CT-RSA 2005. LNCS, vol.\u00a03376, pp. 351\u2013365. Springer, Heidelberg (2005)"},{"key":"19_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"157","DOI":"10.1007\/11545262_12","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2005","author":"S. Mangard","year":"2005","unstructured":"Mangard, S., Pramstaller, N., Oswald, E.: Successfully Attacking Masked AES Hardware Implementations. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol.\u00a03659, pp. 157\u2013171. Springer, Heidelberg (2005)"},{"key":"19_CR14","unstructured":"Tiri, K., Akmal, M., Verbauwhede, I.: A Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on Smart Cards. In: Proc. IEEE 28th European Solid-State Circuit Conf (ESSCIRC 2002) (2002)"},{"key":"19_CR15","doi-asserted-by":"crossref","unstructured":"Tiri, K., Verbauwhede, I.: A Logic Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation. In: Proc. Design, Automation and Test in Europe Conference and Exposition (DATE 2004), pp. 246\u2013251 (2004)","DOI":"10.1109\/DATE.2004.1268856"},{"key":"19_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"282","DOI":"10.1007\/978-3-540-28632-5_21","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2004","author":"D. Sokolov","year":"2004","unstructured":"Sokolov, D., Murphy, J., Bystrov, A., Yakovlev, A.: Improving the Security of Dual-Rail Circuits. In: Joye, M., Quisquater, J.-J. (eds.) CHES 2004. LNCS, vol.\u00a03156, pp. 282\u2013297. Springer, Heidelberg (2004)"},{"key":"19_CR17","doi-asserted-by":"crossref","unstructured":"Tiri, K., Verbauwhede, I.: Place and route for secure standard cell design. In: Proc. Smart Card Research and Advanced Application IFIP Conf (CARDIS 2004) (2004)","DOI":"10.1007\/1-4020-8147-2_10"},{"key":"19_CR18","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"172","DOI":"10.1007\/11545262_13","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2005","author":"T. Popp","year":"2005","unstructured":"Popp, T., Mangard, S.: Masked Dual-Rail Pre-Charge Logic: DPA-Resistance without Routing Constraints. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol.\u00a03659, pp. 172\u2013186. Springer, Heidelberg (2005)"},{"key":"19_CR19","doi-asserted-by":"crossref","unstructured":"Popp, T., Mangard, S.: Implementation Aspects of the DPA-Resistant Logic Style MDPL. In: Proc. IEEE Intl. Symp. Circuits and Systems (ISCAS 2006) (to appear, 2006)","DOI":"10.1109\/ISCAS.2006.1693234"}],"container-title":["Lecture Notes in Computer Science","Cryptographic Hardware and Embedded Systems - CHES 2006"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11894063_19.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T15:21:48Z","timestamp":1736608908000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11894063_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540465591","9783540465614"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/11894063_19","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2006]]}}}