{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:44:50Z","timestamp":1725471890886},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540465591"},{"type":"electronic","value":"9783540465614"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11894063_23","type":"book-chapter","created":{"date-parts":[[2006,10,16]],"date-time":"2006-10-16T17:49:01Z","timestamp":1161020941000},"page":"285-297","source":"Crossref","is-referenced-by-count":1,"title":["NanoCMOS-Molecular Realization of Rijndael"],"prefix":"10.1007","author":[{"given":"Massoud","family":"Masoumi","sequence":"first","affiliation":[]},{"given":"Farshid","family":"Raissi","sequence":"additional","affiliation":[]},{"given":"Mahmoud","family":"Ahmadian","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"23_CR1","unstructured":"Daemen, J., Rijmen, V.: AES Proposal Rijndael, National Institute of Standards and Technology (July 2001)"},{"key":"23_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"77","DOI":"10.1007\/3-540-44709-1_8","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2001","author":"V. Fischer","year":"2001","unstructured":"Fischer, V., Drutarovsky, M.: Two Methods of Rijndael Implementation in Reconfigurable Hardware. In: Ko\u00e7, \u00c7.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol.\u00a02162, pp. 77\u201392. Springer, Heidelberg (2001)"},{"issue":"12","key":"23_CR3","doi-asserted-by":"publisher","first-page":"1454","DOI":"10.1109\/TC.2002.1146712","volume":"51","author":"N. Sklavos","year":"2002","unstructured":"Sklavos, N., Koufopavlou, O.: Architectures and VLSI Implementation of the AES-Proposal Rijndael. IEEE Trans. Computers\u00a051(12), 1454\u20131459 (2002)","journal-title":"IEEE Trans. Computers"},{"key":"23_CR4","unstructured":"Lu, C. C., Tseng Y. S.: Integrated Design of AES (Advanced Encryption Standard) Encryptor and Decryptor. In: Proc. IEEE Int. Conf. Application Specific Systems, Architectures Processors, pp. 277\u2013285 (2002)"},{"key":"23_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1007\/3-540-45682-1_15","volume-title":"Advances in Cryptology - ASIACRYPT 2001","author":"A. Satoh","year":"2001","unstructured":"Satoh, A., Morioka, S., Takano, K., Munetoh, S.: A Compact Rijndael Hardware Architecture S-BOX Optimization. In: Boyd, C. (ed.) ASIACRYPT 2001. LNCS, vol.\u00a02248, pp. 239\u2013254. Springer, Heidelberg (2001)"},{"issue":"4","key":"23_CR6","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1109\/MCAS.2002.1173133","volume":"2","author":"X. Zhang","year":"2002","unstructured":"Zhang, X., Parhi, K.K.: Implementation Approaches for the Advanced Encryption Standard Algorithm. IEEE Circuits Mag.\u00a02(4), 24\u201346 (2002)","journal-title":"IEEE Circuits Mag."},{"issue":"9","key":"23_CR7","doi-asserted-by":"publisher","first-page":"957","DOI":"10.1109\/TVLSI.2004.832943","volume":"12","author":"X. Zhang","year":"2004","unstructured":"Zhang, X., Parhi, K.K.: High-Speed VLSI Architectures for the AES Algorithm. IEEE Trans. Very Large Scale Integration (VLSI) Systems\u00a012(9), 957\u2013967 (2004)","journal-title":"IEEE Trans. Very Large Scale Integration (VLSI) Systems"},{"key":"23_CR8","doi-asserted-by":"crossref","unstructured":"Fortes, J.: Future challenges in VLSI System Design. In: Proceedings IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2003), pp. 5\u20137 (2003)","DOI":"10.1109\/ISVLSI.2003.1183346"},{"key":"23_CR9","doi-asserted-by":"publisher","first-page":"27","DOI":"10.1016\/B978-044451494-3\/50002-0","volume-title":"Electronics Below 10 nm, Nano and Giga Challenges in Microelectronics","author":"K.K. Likharev","year":"2003","unstructured":"Likharev, K.K., Strukov, D.B.: Electronics Below 10 nm, Nano and Giga Challenges in Microelectronics, pp. 27\u201368. Elsevier, Amsterdam (2003)"},{"key":"23_CR10","unstructured":"International Technology Roadmap for Semiconductors (ITRS), Update (2004), Available online at: \n                    \n                      http:\/\/public.itrs.net\/"},{"issue":"4","key":"23_CR11","doi-asserted-by":"publisher","first-page":"217","DOI":"10.1109\/TNANO.2003.820804","volume":"2","author":"M.M. Ziegler","year":"2003","unstructured":"Ziegler, M.M., Stan, M.R.: CMOS\/nano Co-Design for Crossbar-Based Molecular Electronic Systems. IEEE Trans. Nanotechnology\u00a02(4), 217\u2013230 (2003)","journal-title":"IEEE Trans. Nanotechnology"},{"key":"23_CR12","unstructured":"Likharev, K.K., Strukov, D.: B.: CMOL: Devices, Circuits, and Architectures, Available online at: \n                    \n                      http:\/\/www-mcg.uniregensburg.de\/pages\/admol\/book\/chapter\/16.html\/book\/chapter\/_16.html"},{"key":"23_CR13","doi-asserted-by":"publisher","first-page":"888","DOI":"10.1088\/0957-4484\/16\/6\/045","volume":"16","author":"D.B. Strukov","year":"2005","unstructured":"Strukov, D.B., Likharev, K.K.: CMOL FPGA: a Reconfigurable Architecture for Hybrid Digital Circuits with Two-Terminal Nanodevices. Nanotechnology\u00a016, 888\u2013900 (2005)","journal-title":"Nanotechnology"},{"issue":"1","key":"23_CR14","first-page":"271","volume":"64","author":"K.K. Likharev","year":"2005","unstructured":"Likharev, K.K., T\u00fcrel, \u00d6., Lee, J.H., Ma, X.: Architectures for Nanoelectronic Implementation of Artificial Neural Networks: New Results. Neurocomputing\u00a064(1), 271\u2013283 (2005)","journal-title":"Neurocomputing"},{"key":"23_CR15","doi-asserted-by":"publisher","first-page":"137","DOI":"10.1088\/0957-4484\/16\/1\/028","volume":"16","author":"D. Strukov","year":"2005","unstructured":"Strukov, D., Likharev, K.: Prospects for Terabit-Scale Nanoelectronic Memories. Nanotechnology\u00a016, 137\u2013138 (2005)","journal-title":"Nanotechnology"},{"key":"23_CR16","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1088\/0957-4484\/17\/1\/015","volume":"17","author":"M. Masoumi","year":"2006","unstructured":"Masoumi, M., Raissi, F., Ahmadian, M., Keshavarzi, P.: Design and Evaluation of Basic Standard Encryption Algorithm Modules using Nanosized CMOS-Molecular Circuits. Nanotechnology\u00a017, 89\u201399 (2006)","journal-title":"Nanotechnology"},{"key":"23_CR17","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04722-4","volume-title":"The Design of Rijndael","author":"J. Daemen","year":"2002","unstructured":"Daemen, J., Rijmen, V.: The Design of Rijndael. Springer, Heidelberg (2002)"},{"key":"23_CR18","unstructured":"Strukov, D.,, B.: Likharev, K, K.: A Reconfigurable Architecture for Hybrid CMOS\/Nanodevice Circuits, Available online at: \n                    \n                      http:\/\/portal.acm.org\/affiliated\/citation.cfm?id=1117221&coll=ACM&dl=guide"},{"key":"23_CR19","unstructured":"Standaert, F.X.: Secure, Efficient Use of Reconfigurable Hardware Devices in Symmetric Cryptography, Ph. D. Thesis, University of Catholique de Louvain, Belgium (2004)"},{"key":"23_CR20","unstructured":"Rijmen, V.: Efficient Implementation of Rijndael S-Box, Available online at: \n                    \n                      www.iaik.tugraz.at\/research\/krypto\/AES\/old~rijmen\/rijndael\/sbox.pdf"},{"key":"23_CR21","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"172","DOI":"10.1007\/3-540-36400-5_14","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2002","author":"S. Morioka","year":"2003","unstructured":"Morioka, S., Satoh, A.: An Optimized S-Box Circuit Architecture for Low Power AES Design. In: Kaliski Jr., B.S., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2002. LNCS, vol.\u00a02523, pp. 172\u2013186. Springer, Heidelberg (2003)"}],"container-title":["Lecture Notes in Computer Science","Cryptographic Hardware and Embedded Systems - CHES 2006"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11894063_23.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T03:36:27Z","timestamp":1619494587000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11894063_23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540465591","9783540465614"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/11894063_23","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}