{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T15:40:11Z","timestamp":1736610011349,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540465591"},{"type":"electronic","value":"9783540465614"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11894063_30","type":"book-chapter","created":{"date-parts":[[2006,10,16]],"date-time":"2006-10-16T21:49:01Z","timestamp":1161035341000},"page":"384-398","source":"Crossref","is-referenced-by-count":6,"title":["Path Swapping Method to Improve DPA Resistance of Quasi Delay Insensitive Asynchronous Circuits"],"prefix":"10.1007","author":[{"given":"Fraidy","family":"Bouesse","sequence":"first","affiliation":[]},{"given":"Gilles","family":"Sicard","sequence":"additional","affiliation":[]},{"given":"Marc","family":"Renaudin","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"30_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1007\/3-540-48405-1_25","volume-title":"Advances in Cryptology - CRYPTO \u201999","author":"P. Kocher","year":"1999","unstructured":"Kocher, P., Jaffe, J., Jun, B.: Differential Power Analysis. In: Wiener, M. (ed.) CRYPTO 1999. LNCS, vol.\u00a01666, p. 388. Springer, Heidelberg (1999)"},{"key":"30_CR2","unstructured":"Moore, S., Anderson, R., Cunningham, P., Mullins, R., Taylor, G.: Improving Smart Card Security using Self-timed Circuits. In:Eighth International Symposium on Asynchronous Circuits and systems (ASYNC 2002), Manchester, U.K, April 8-11 (2002)"},{"key":"30_CR3","doi-asserted-by":"publisher","first-page":"201","DOI":"10.1109\/ASYNC.2002.1000310","volume-title":"Proceedings of the Eighth International Symposium on Asynchronous Circuits and Systems (ASYNC 2002)","author":"L.A. Plana","year":"2002","unstructured":"Plana, L.A., Riocreux, P.A., Bainbridge, W.J., Bardsley, A., Garside, J.D., Temple, S.: SPA - A Synthesisable Amulet Core for Smartcard Applications. In: Proceedings of the Eighth International Symposium on Asynchronous Circuits and Systems (ASYNC 2002), Manchester, April 8-11, 2002, pp. 201\u2013210. IEEE Computer Society, Los Alamitos (2002)"},{"key":"30_CR4","unstructured":"Joshua, J., Kocher, P., Benjamin, J.: Balanced Cryptographic computational method and apparatus for leak minimization in smartcards and others Cryptosystems, EP1088295\/WO9967766"},{"key":"30_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"282","DOI":"10.1007\/978-3-540-28632-5_21","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2004","author":"D. Sokolov","year":"2004","unstructured":"Sokolov, D., Murphy, J., Bystrov, A., Yakovlev, A.: Improving the Security of Dual-Rail Circuits. In: Joye, M., Quisquater, J.-J. (eds.) CHES 2004. LNCS, vol.\u00a03156, pp. 282\u2013297. Springer, Heidelberg (2004)"},{"key":"30_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"137","DOI":"10.1007\/978-3-540-45238-6_12","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2003","author":"J.J.A. Fournier","year":"2003","unstructured":"Fournier, J.J.A., Moore, S., Li, H., Mullins, R., Taylor, G.: Security Evaluation of Asynchronous Circuits. In: Walter, C.D., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2003. LNCS, vol.\u00a02779, pp. 137\u2013151. Springer, Heidelberg (2003)"},{"key":"30_CR7","unstructured":"Bouesse, F., Renaudin, M., Robisson, B., Beigne, E., Liardet, P.Y., Prevosto, S., Sonzogni, J.: DPA on Quasi Delay Insensitive Asynchronous circuits: Concrete Results. In: DCIS 2004, Bordeaux, France, November 24-26 (2004)"},{"key":"30_CR8","doi-asserted-by":"crossref","unstructured":"Bouesse, G.F., Renaudin, M., Dumont, S., Germain, F.: DPA on Quasi Delay Insensitive Asynchronous Circuits: Formalization and Improvement. In: DATE 2005, Munich, p. 424 (2005)","DOI":"10.1109\/DATE.2005.124"},{"key":"30_CR9","first-page":"133","volume-title":"Microelectronic for Telecommunications : managing high complexity and mobility (MIGAS 2000), special issue of the Microelectronics-Engineering Journal","author":"M. Renaudin","year":"2000","unstructured":"Renaudin, M.: Asynchronous circuits and systems: a promising design alternative. In: Microelectronic for Telecommunications: managing high complexity and mobility (MIGAS 2000), special issue of the Microelectronics-Engineering Journal, December 1-2, 2000, vol.\u00a054, pp. 133\u2013149. Elsevier Science, Amsterdam (2000)"},{"key":"30_CR10","doi-asserted-by":"crossref","unstructured":"Bouesse, F., Renaudin, M., Germain, F.: Asynchronous AES Crypto-processor Including Secured and Optimized Blocks. The Journal of Integrated Circuits and Systems (JICS)\u00a01 (March 2004) ISSN 1807-1953","DOI":"10.29292\/jics.v1i1.249"},{"key":"30_CR11","unstructured":"Messerges, T.S., Dabbish, E.A., Sloan, R.H.: Investigations of Power Analysis Attacks on Smartcards. In: USENIX Workshop on Smartcard Technology, Chicago, Illinois, USA, May 10-11 (1999)"},{"key":"30_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"181","DOI":"10.1007\/978-3-540-39762-5_20","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"P. Maurine","year":"2003","unstructured":"Maurine, P., Rigaud, J.B., Bouesse, F., Sicard, G., Renaudin, M.: Static Implementation of QDI Asynchronous Primitives. In: Chico, J.J., Macii, E. (eds.) PATMOS 2003. LNCS, vol.\u00a02799, pp. 181\u2013191. Springer, Heidelberg (2003)"},{"key":"30_CR13","unstructured":"NIST, Data Encryption Standard (DES), FIPS PUB 46-2"}],"container-title":["Lecture Notes in Computer Science","Cryptographic Hardware and Embedded Systems - CHES 2006"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11894063_30","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T15:21:42Z","timestamp":1736608902000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11894063_30"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540465591","9783540465614"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/11894063_30","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}