{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:30:07Z","timestamp":1774801807081,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":31,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540465591","type":"print"},{"value":"9783540465614","type":"electronic"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11894063_31","type":"book-chapter","created":{"date-parts":[[2006,10,16]],"date-time":"2006-10-16T21:49:01Z","timestamp":1161035341000},"page":"399-413","source":"Crossref","is-referenced-by-count":13,"title":["Automated Design of Cryptographic Devices Resistant to Multiple Side-Channel Attacks"],"prefix":"10.1007","author":[{"given":"Konrad","family":"Kulikowski","sequence":"first","affiliation":[]},{"given":"Alexander","family":"Smirnov","sequence":"additional","affiliation":[]},{"given":"Alexander","family":"Taubin","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"31_CR1","unstructured":"Fips pub 197: Advanced encryption standard, http:\/\/csrc.nist.gov"},{"key":"31_CR2","unstructured":"Tiri, K., Akmal, M., Verbauwhede, I.: A dynamic and differential cmos logic with signal independent power consumption to withstand differential power analysis on smart cards. In: 28th European Solid-State Circuits Conference (ESSCIRC 2002) (2002)"},{"key":"31_CR3","unstructured":"Tiri, K., Verbauwhede, I.: A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation. In: Design Automation and Test in Europe Conference (DATE 2004) (2004)"},{"key":"31_CR4","volume-title":"Closing the Gap between ASIC & Custom. Tools and Techniques for Gigh-Performance ASIC Design","author":"D. Chinnery","year":"2002","unstructured":"Chinnery, D., Keutzer, K.: Closing the Gap between ASIC & Custom. Tools and Techniques for Gigh-Performance ASIC Design. Kluwer Academic Publishers, Dordrecht (2002)"},{"key":"31_CR5","volume-title":"Skew-Tolerant Circuit Design","author":"D. Harris","year":"2001","unstructured":"Harris, D.: Skew-Tolerant Circuit Design. Morgan Kaufmann Publishers, San Francisco (2001)"},{"key":"31_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"354","DOI":"10.1007\/11545262_26","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2005","author":"K. Tiri","year":"2005","unstructured":"Tiri, K., Hwang, W., Hodjat, A., Bo-Cheng, L., Shenglin, Y., Schaumont, P., Verbauwhede, I.: Prototype IC with WDDL and differential routing - DPA sesistance assessment. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol.\u00a03659, pp. 354\u2013365. Springer, Heidelberg (2005)"},{"key":"31_CR7","unstructured":"McCardle, J., Chester, D.: Measuring an asynchronous processor\u2019s power and noise. In: SNUG (2001)"},{"key":"31_CR8","doi-asserted-by":"crossref","unstructured":"Kulikowski, K.J., Su, M., Smirnov, A., Taubin, A., Karpovsky, M.G., MacDonald, D.: Delay insensitive encoding and power analysis: A balancing act. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 116\u2013125 (2005)","DOI":"10.1109\/ASYNC.2005.18"},{"key":"31_CR9","unstructured":"MacDonald, D.J.: A Balanced-Power Domino-Style Standard Cell Library for Fine-Grain Asynchronous Pipelined Design to Resist Differential Power Analysis Attacks. Master of Science Thesis, Boston University (2005)"},{"key":"31_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"280","DOI":"10.1007\/11545262_21","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2005","author":"H. Li","year":"2005","unstructured":"Li, H., Markettos, A., Moore, S.W.: Security evaluation against electromagnetic analysis at design time. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol.\u00a03659, pp. 280\u2013292. Springer, Heidelberg (2005)"},{"key":"31_CR11","unstructured":"Taubin, A., Fant, K., McCardle, J.: Design of delay-insensitive three dimension pipeline array multiplier for image processing. In: ICCD (2002)"},{"key":"31_CR12","volume-title":"Principles of Asynchronous Circuit Design: A Systems Perspective","year":"2001","unstructured":"Spars\u00f8, J., Furber, S. (eds.): Principles of Asynchronous Circuit Design: A Systems Perspective. Kluwer Academic Publishers, Dordrecht (2001)"},{"key":"31_CR13","series-title":"UT Year of Programming Series","first-page":"1","volume-title":"Developments in Concurrency and Communication","author":"A.J. Martin","year":"1990","unstructured":"Martin, A.J.: Programming in VLSI: From communicating processes to delay-insensitive circuits. In: Hoare, C.A.R. (ed.) Developments in Concurrency and Communication. UT Year of Programming Series, pp. 1\u201364. Addison-Wesley, Reading (1990)"},{"key":"31_CR14","unstructured":"Bouesse, G.F., Renaudin, M., Dumont, S., Germain, F.: DPA on quasi delay insensitive asynchronous circuits: Formalization and improvement. In: DATE (2005)"},{"key":"31_CR15","first-page":"204","volume-title":"Proceedings of an International Symposium on the Theory of Switching","author":"E. David","year":"1959","unstructured":"David, E., Muller, W., Bartky, S.: A theory of asynchronous circuits. In: Proceedings of an International Symposium on the Theory of Switching, pp. 204\u2013243. Harvard University Press, Cambridge (1959)"},{"key":"31_CR16","doi-asserted-by":"crossref","unstructured":"Renaudin, M., Vivet, P., Robin, F.: A design framework for asynchronous\/ synchronous circuits based on CHP to HDL translation. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, April 1999, pp. 135\u2013144 (1999)","DOI":"10.1109\/ASYNC.1999.761529"},{"key":"31_CR17","doi-asserted-by":"crossref","unstructured":"Wong, C.G., Martin, A.J.: High-level synthesis of asynchronous systems by data-driven decomposition. In: Proc. ACM\/IEEE Design Automation Conference, June 2003, pp. 508\u2013513 (2003)","DOI":"10.1145\/775832.775962"},{"issue":"6","key":"31_CR18","doi-asserted-by":"publisher","first-page":"720","DOI":"10.1145\/63526.63532","volume":"32","author":"I..E. Sutherland","year":"1989","unstructured":"Sutherland, I.E.: Micropipelines. Communications of the ACM\u00a032(6), 720\u2013738 (1989)","journal-title":"Communications of the ACM"},{"key":"31_CR19","first-page":"114","volume-title":"Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems","author":"M. Ligthart","year":"2000","unstructured":"Ligthart, M., Fant, K., Smith, R., Taubin, A., Kondratyev, A.: Asynchronous design using commercial HDL synthesis tools. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 114\u2013125. IEEE Computer Society Press, Los Alamitos (2000)"},{"key":"31_CR20","unstructured":"Cortadella, J., Kondratyev, A., Lavagno, L., Sotiriou, C.: De-synchronization: synthesis of asynchronous circuits from synchronous specifications. IEEE Transactions on Computer-Aided Design (to appear)"},{"key":"31_CR21","volume-title":"ACSD 2005: Fifth International Conference on Application of Concurrency to System Design","author":"A. Smirnov","year":"2005","unstructured":"Smirnov, A., Taubin, A., Karpovsky, M.: An automated fine-grain pipelining using domino style asynchronous library. In: ACSD 2005: Fifth International Conference on Application of Concurrency to System Design, St.Malo, France. IEEE CS Press, Los Alamitos (2005)"},{"key":"31_CR22","doi-asserted-by":"crossref","unstructured":"Beerel, P.A., Davies, M., Lines, A., Kim, N.-H.: Slack matching asynchronous designs. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, March 2006, pp. 184\u2013194 (2006)","DOI":"10.1109\/ASYNC.2006.26"},{"key":"31_CR23","doi-asserted-by":"crossref","unstructured":"Prakash, P., Martin, A.J.: Slack matching quasi delay-insensitive circuits. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, March 2006, pp. 195\u2013204 (2006)","DOI":"10.1109\/ASYNC.2006.27"},{"key":"31_CR24","doi-asserted-by":"crossref","unstructured":"Ozdag, R.O., Beerel, P.A.: High-speed QDI asynchronous pipelines. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, April 2002, pp. 13\u201322 (2002)","DOI":"10.1109\/ASYNC.2002.1000292"},{"key":"31_CR25","unstructured":"Kulikowski, K., Karpovsky, M., Taubin, A.: Power attacks on secure hardware based on early propagation of data. In: 12th IEEE International OnLine Testing Symposium (2006)"},{"key":"31_CR26","unstructured":"Kulikowski, K., Karpovsky, M., Taubin, A.: Robust codes for fault attack resistant cryptographic hardware. In: Fault Diagnosis and Tolerance in Cryptography, 2nd International Workshop, Edinburgh, pp. 1\u201312 (2005)"},{"key":"31_CR27","unstructured":"Weaver: GTL synthesis flow, http:\/\/async.bu.edu\/weaver\/"},{"key":"31_CR28","unstructured":"TSMC 0.18\u03bcm process 1.8-volt Sage-X standard cell library databook (September 2003)"},{"key":"31_CR29","unstructured":"High performance AES cores for ASIC (2005), http:\/\/www.heliontech.com"},{"key":"31_CR30","doi-asserted-by":"crossref","unstructured":"Hodjat, A., Verbauwhede, I.: Area-throughput trade-offs for fully pipelined 30 to 70 Gbits\/s AES processors. IEEE Transactions on Computers\u00a055(4) (2006)","DOI":"10.1109\/TC.2006.49"},{"key":"31_CR31","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"211","DOI":"10.1007\/11889700_19","volume-title":"Fault Diagnosis and Tolerance in Cryptography","author":"K. Kulikowski","year":"2006","unstructured":"Kulikowski, K., Karpovsky, M., Taubin, A.: DPA on faulty cryptographic hardware and countermeasures. In: Breveglieri, L., Koren, I., Naccache, D., Seifert, J.-P. (eds.) FDTC 2006. LNCS, vol.\u00a04236, pp. 211\u2013222. Springer, Heidelberg (2006)"}],"container-title":["Lecture Notes in Computer Science","Cryptographic Hardware and Embedded Systems - CHES 2006"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11894063_31","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T15:22:27Z","timestamp":1736608947000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11894063_31"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540465591","9783540465614"],"references-count":31,"URL":"https:\/\/doi.org\/10.1007\/11894063_31","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2006]]}}}