{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,12]],"date-time":"2025-01-12T00:40:17Z","timestamp":1736642417657,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":29,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540474609"},{"type":"electronic","value":"9783540474623"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11901433_40","type":"book-chapter","created":{"date-parts":[[2006,11,20]],"date-time":"2006-11-20T12:40:51Z","timestamp":1164026451000},"page":"737-756","source":"Crossref","is-referenced-by-count":0,"title":["Time Aware Modelling and Analysis of Multiclocked VLSI Systems"],"prefix":"10.1007","author":[{"given":"Tomi","family":"Westerlund","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juha","family":"Plosila","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"11","key":"40_CR1","doi-asserted-by":"publisher","first-page":"832","DOI":"10.1145\/182.358434","volume":"26","author":"J.F. Allen","year":"1983","unstructured":"Allen, J.F.: Maintaining knowledge about temporal intervals. Commun. ACM\u00a026(11), 832\u2013843 (1983)","journal-title":"Commun. ACM"},{"issue":"2","key":"40_CR2","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1016\/0304-3975(94)90010-8","volume":"126","author":"R. Alur","year":"1994","unstructured":"Alur, R., Dill, D.L.: A theory of timed automata. Theoretical Computer Science\u00a0126(2), 183\u2013235 (1994)","journal-title":"Theoretical Computer Science"},{"key":"40_CR3","series-title":"Lecture Notes in Computer Science","volume-title":"Proc. of Formal Methods Europe 1994","author":"R.-J. Back","year":"1994","unstructured":"Back, R.-J., Sere, K.: From modular systems to action systems. In: Proc. of Formal Methods Europe 1994, Spain. LNCS. Springer, Heidelberg (1994)"},{"issue":"2","key":"40_CR4","doi-asserted-by":"publisher","first-page":"87","DOI":"10.1016\/0167-6423(92)90005-V","volume":"19","author":"G. Berry","year":"1992","unstructured":"Berry, G., Gonthier, G.: The Esterel synchronous programming language: Design, semantics, implementation. Science of Computer Programming\u00a019(2), 87\u2013152 (1992)","journal-title":"Science of Computer Programming"},{"key":"40_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"110","DOI":"10.1007\/3-540-44798-9_10","volume-title":"Correct Hardware Design and Verification Methods","author":"G. Berry","year":"2001","unstructured":"Berry, G., Sentovich, E.: Multiclock Esterel. In: Margaria, T., Melham, T.F. (eds.) CHARME 2001. LNCS, vol.\u00a02144, pp. 110\u2013125. Springer, Heidelberg (2001)"},{"key":"40_CR6","doi-asserted-by":"crossref","unstructured":"Bormann, D.S., Cheung, P.Y.: Asynchronous wrapper for heterogeneous systems. In: Computer Design: VLSI in Computers and Processors, pp. 307\u2013314 (1997)","DOI":"10.1109\/ICCD.1997.628884"},{"key":"40_CR7","unstructured":"Chapiro, D.M.: Globally-Asynchronous Locally-Synchronous Systems. PhD thesis, Standford University (1984)"},{"key":"40_CR8","volume-title":"A Discipline of Programming","author":"E.W. Dijkstra","year":"1976","unstructured":"Dijkstra, E.W.: A Discipline of Programming. Prentice-Hall International, Englewood Cliffs (1976)"},{"key":"40_CR9","doi-asserted-by":"crossref","unstructured":"Dobkin, R., Ginosar, R., Sotiriou, C.: Data synchronisation issues in gals socs. In: International Conference on Asynchronous Circuits and Systems, pp. 170\u2013179 (2004)","DOI":"10.1109\/ASYNC.2004.1299298"},{"issue":"9","key":"40_CR10","doi-asserted-by":"publisher","first-page":"1321","DOI":"10.1109\/5.97301","volume":"79","author":"P.L. Guernic","year":"1991","unstructured":"Guernic, P.L., Gautier, T., Borgne, M.L., Maire, C.L.: Programming real-time applications with SIGNAL. Proceedings of the IEEE\u00a079(9), 1321\u20131335 (1991)","journal-title":"Proceedings of the IEEE"},{"issue":"9","key":"40_CR11","doi-asserted-by":"publisher","first-page":"1305","DOI":"10.1109\/5.97300","volume":"79","author":"N. Halbwachs","year":"1991","unstructured":"Halbwachs, N., Caspi, P., Raymond, P., Pilaud, D.: The synchronous data-flow programming language LUSTRE. Proceedings of the IEEE\u00a079(9), 1305\u20131320 (1991)","journal-title":"Proceedings of the IEEE"},{"key":"40_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"161","DOI":"10.1007\/3-540-44798-9_14","volume-title":"Correct Hardware Design and Verification Methods","author":"J. He","year":"2001","unstructured":"He, J., Turner, K.J.: Specifying hardware timing with ET-LOTOS. In: Margaria, T., Melham, T.F. (eds.) CHARME 2001. LNCS, vol.\u00a02144, pp. 161\u2013166. Springer, Heidelberg (2001)"},{"key":"40_CR13","doi-asserted-by":"crossref","unstructured":"Kim, H., Beerel, P.A., Stevens, K.: Relative timing based verification of timed circuits and systems. In: Proceedings of the Eighth International Symposium on Asynchronous Circuits and Systems, pp. 115\u2013124 (April 2002)","DOI":"10.1109\/ASYNC.2002.1000302"},{"key":"40_CR14","doi-asserted-by":"publisher","first-page":"76","DOI":"10.1109\/ASYNC.2005.28","volume-title":"Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems","author":"M. Krstic","year":"2005","unstructured":"Krstic, M., Grass, E., Stahl, C.: Request-driven gals technique for wireless communication system. In: Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems, pp. 76\u201385. IEEE, Los Alamitos (2005)"},{"key":"40_CR15","doi-asserted-by":"publisher","first-page":"160","DOI":"10.1109\/ASYNC.2006.19","volume-title":"Proceedings of the 12th IEEE International Symposium on Asynchronous Circuits and Systems","author":"J. Mekie","year":"2006","unstructured":"Mekie, J., Chakraborty, S., Venkatarami, G., Thiagarajan, P., Sharma, D.: Interface design for rationally clocked gals systems. In: Proceedings of the 12th IEEE International Symposium on Asynchronous Circuits and Systems, pp. 160\u2013171. IEEE, Los Alamitos (2006)"},{"key":"40_CR16","doi-asserted-by":"crossref","unstructured":"Muttersbach, J., Villiger, T., Fichtner, W.: Practical design of globally-asynchronous locally-synchronous systems. In: Advanced Research in Asynchronous Circuits and Systems, pp. 52\u201359 (2000)","DOI":"10.1109\/ASYNC.2000.836791"},{"key":"40_CR17","doi-asserted-by":"crossref","unstructured":"Negulescu, R., Peeters, A.: Verification of speed-dependences in single-rail handshake circuits. In: Advanced Research in Asynchronous Circuits and Systems, pp. 159\u2013170 (1998)","DOI":"10.1109\/ASYNC.1998.666502"},{"key":"40_CR18","unstructured":"Plosila, J.: Self-Timed Circuit Design - The Action System Approach. PhD thesis, University of Turku (1999)"},{"key":"40_CR19","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"219","DOI":"10.1007\/11576280_16","volume-title":"Formal Methods and Software Engineering","author":"J. Plosila","year":"2005","unstructured":"Plosila, J., Liljeberg, P., Isoaho, J.: Modelling and refinement of an on-chip communication architecture. In: Lau, K.-K., Banach, R. (eds.) ICFEM 2005. LNCS, vol.\u00a03785, pp. 219\u2013234. Springer, Heidelberg (2005)"},{"key":"40_CR20","doi-asserted-by":"crossref","unstructured":"Rajan, B., Shyamasundar, R.: Multiclock Esterel: a reactive framework for asynchronous design. In: Parallel and Distributed Processing Symposium, pp. 201\u2013209 (2000)","DOI":"10.1109\/IPDPS.2000.845982"},{"issue":"8","key":"40_CR21","doi-asserted-by":"publisher","first-page":"701","DOI":"10.1093\/comjnl\/39.8.701","volume":"39","author":"E. Sekerinski","year":"1996","unstructured":"Sekerinski, E., Sere, K.: A theory of prioritizing composition. The Computer Journal\u00a039(8), 701\u2013712 (1996)","journal-title":"The Computer Journal"},{"key":"40_CR22","doi-asserted-by":"crossref","unstructured":"Stevens, K., Ginosar, R., Rotem, S.: Relative timing. In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp. 129\u2013140 (February 2003)","DOI":"10.1109\/TVLSI.2002.801606"},{"key":"40_CR23","first-page":"71","volume-title":"Proc. Formal Description Techniques VI","author":"K.J. Turner","year":"1994","unstructured":"Turner, K.J., Sinnott, R.O.: DILL: Specifying digital logic in LOTOS. In: Proc. Formal Description Techniques VI, pp. 71\u201386. North-Holland, Amsterdam (1994)"},{"key":"40_CR24","doi-asserted-by":"crossref","unstructured":"Westerlund, T., Plosila, J.: Formal timing model for hardware components. In: Proceedings of the 22nd NORCHIP Conference, Norway, pp. 293\u2013296 (November 2004)","DOI":"10.1109\/NORCHP.2004.1423881"},{"key":"40_CR25","doi-asserted-by":"crossref","unstructured":"Westerlund, T., Plosila, J.: Back-annotation of timing information into a formal hardware model: A case study. In: International Symposium on Signals, Circuits, and Systems - ISSCS 2005, Romania, pp. 625\u2013628 (July 2005)","DOI":"10.1109\/ISSCS.2005.1511318"},{"key":"40_CR26","doi-asserted-by":"crossref","unstructured":"Westerlund, T., Plosila, J.: Formal modelling of synchronous hardware components for system-on-chip. In: International Symposium on System-On-Chip, Finland, pp. 116\u2013119 (November 2005)","DOI":"10.1109\/ISSOC.2005.1595658"},{"key":"40_CR27","unstructured":"Westerlund, T., Plosila, J.: Time aware system refinement. In: REFINE 2006 Workshop (2006) (page to appear)"},{"key":"40_CR28","unstructured":"Zhuang, S., Carlsson, J., Wanhammar, L.: A design approach for gals based systems-on-chip. In: Solid-State and Integrated Circuits Technology, pp. 1368\u20131371 (2004)"},{"key":"40_CR29","doi-asserted-by":"crossref","unstructured":"Zhuang, S., Carlsson, J., Wanhammar, L.: A design approach for gals based systems-on-chip. In: 7th Internation Conference on Solid-State and Integrated Circuits Technology, vol.\u00a02, pp. 1368\u20131371 (October 2004)","DOI":"10.1109\/ICSICT.2004.1436809"}],"container-title":["Lecture Notes in Computer Science","Formal Methods and Software Engineering"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11901433_40","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,12]],"date-time":"2025-01-12T00:27:16Z","timestamp":1736641636000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11901433_40"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540474609","9783540474623"],"references-count":29,"URL":"https:\/\/doi.org\/10.1007\/11901433_40","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}