{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T04:00:08Z","timestamp":1743048008909,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540494966"},{"type":"electronic","value":"9783540494973"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11935308_13","type":"book-chapter","created":{"date-parts":[[2006,11,15]],"date-time":"2006-11-15T06:26:42Z","timestamp":1163572002000},"page":"174-189","source":"Crossref","is-referenced-by-count":0,"title":["An Operating System Design for the Security Architecture for Microprocessors"],"prefix":"10.1007","author":[{"given":"J\u00f6rg","family":"Platte","sequence":"first","affiliation":[]},{"given":"Ra\u00fal Dur\u00e1n","family":"D\u00edaz","sequence":"additional","affiliation":[]},{"given":"Edwin","family":"Naroska","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"13_CR1","doi-asserted-by":"crossref","unstructured":"Suh, G.E.: AEGIS: A Single-Chip Secure Processor. PhD thesis, Massachusetts Institute of Technology (2005)","DOI":"10.1016\/j.istr.2005.05.002"},{"key":"13_CR2","doi-asserted-by":"publisher","first-page":"280","DOI":"10.1145\/1062261.1062308","volume-title":"CF 2005: Proceedings of the 2nd conference on Computing frontiers","author":"J. Platte","year":"2005","unstructured":"Platte, J., Naroska, E.: A combined hardware and software architecture for secure computing. In: CF 2005: Proceedings of the 2nd conference on Computing frontiers, pp. 280\u2013288. ACM Press, New York (2005)"},{"key":"13_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"435","DOI":"10.1007\/11682127_31","volume-title":"Architecture of Computing Systems - ARCS 2006","author":"J. Platte","year":"2006","unstructured":"Platte, J., Naroska, E., Grundmann, K.: A cache design for a security architecture for microprocessors (SAM). In: Grass, W., Sick, B., Waldschmidt, K. (eds.) ARCS 2006. LNCS, vol.\u00a03894, pp. 435\u2013449. Springer, Heidelberg (2006)"},{"key":"13_CR4","unstructured":"SPARC International Inc.: The Sparc Architecture Manual Version 8. SPARC International Inc. (1991), \n                    \n                      http:\/\/www.sparc.com"},{"key":"13_CR5","unstructured":"Gassend, B., Clarke, D., Suh, G.E., van Dijk, M., Devadas, S.: Caches and Hash Trees for Efficient Memory Integrity Verification. In: Proceedings of the Ninth International Symposium on High Performance Computer Architecture (HPCA-9) (2003)"},{"key":"13_CR6","first-page":"122","volume-title":"IEEE (ed.) IEEE Symposium on Security and Privacy, 1109 Spring Street, Suite 300, Silver Spring, MD 20910, USA","author":"R.C. Merkle","year":"1980","unstructured":"Merkle, R.C.: Protocols for public key cryptosystems. In: IEEE (ed.) IEEE Symposium on Security and Privacy, 1109 Spring Street, Suite 300, Silver Spring, MD 20910, USA, pp. 122\u2013134. IEEE Computer Society Press, Los Alamitos (1980)"},{"key":"13_CR7","unstructured":"Intel Corporation: LaGrande Technology Preliminary Architecture Specification (2006), \n                    \n                      ftp:\/\/download.intel.com\/technology\/security\/downloads\/PRELIM-LT-SPEC_D52212.pdf"},{"key":"13_CR8","unstructured":"Intel Corporation: LaGrande Technology Architectural Overview (2003), \n                    \n                      ftp:\/\/download.intel.com\/technology\/security\/downloads\/LT_Arch_Overview.pdf"},{"key":"13_CR9","unstructured":"Microsoft: Next-generation secure computing base (2006), \n                    \n                      http:\/\/www.microsoft.com\/resources\/ngscb\/"},{"key":"13_CR10","unstructured":"Trusted Computing Group: TPM main part 1 design principle, specification version 1.2, revision 94 (2006), \n                    \n                      https:\/\/www.trustedcomputinggroup.org\/groups\/tpm"},{"key":"13_CR11","unstructured":"Trusted Computing Group (2006), \n                    \n                      https:\/\/www.trustedcomputinggroup.org\/"},{"key":"13_CR12","doi-asserted-by":"crossref","unstructured":"Lie, D., Thekkath, C.A., Mitchell, M., Lincoln, P., Boneh, D., Mitchell, J.C., Horowitz, M.: Architectural support for copy and tamper resistant software (2000)","DOI":"10.21236\/ADA419599"},{"key":"13_CR13","unstructured":"Bellard, F.: QEMU, a fast and portable dynamic translator. In: Proceedings of USENIX 2005 Annual Technical Conference, pp. 41\u201346 (2005)"}],"container-title":["Lecture Notes in Computer Science","Information and Communications Security"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11935308_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,25]],"date-time":"2019-08-25T20:08:16Z","timestamp":1566763696000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11935308_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540494966","9783540494973"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/11935308_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}