{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,12]],"date-time":"2025-01-12T15:10:13Z","timestamp":1736694613899,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540680390"},{"type":"electronic","value":"9783540680406"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11945918_36","type":"book-chapter","created":{"date-parts":[[2006,12,17]],"date-time":"2006-12-17T22:09:45Z","timestamp":1166393385000},"page":"353-362","source":"Crossref","is-referenced-by-count":13,"title":["Low Power Scheduling of DAGs to Minimize Finish Times"],"prefix":"10.1007","author":[{"given":"Sanjeev","family":"Baskiyar","sequence":"first","affiliation":[]},{"given":"Kiran Kumar","family":"Palli","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"36_CR1","doi-asserted-by":"crossref","first-page":"911","DOI":"10.1016\/j.jpdc.2005.01.006","volume":"8","author":"S. Baskiyar","year":"2005","unstructured":"Baskiyar, S., Dickinson, C.: Scheduling directed a-cyclic task graphs on a bounded set of heterogeneous processors, using task duplication. J. Parallel Distrib. Comput. Elsevier\u00a08, 911\u2013921 (2005)","journal-title":"J. Parallel Distrib. Comput. Elsevier"},{"key":"36_CR2","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1109\/43.363126","volume":"1","author":"M. Chandrakasan","year":"1995","unstructured":"Chandrakasan, M., Potkonjak, R., Mehra, J., Rabaey, R., Brodersen, W.: Optimizing power using transformations. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a01, 12\u201331 (1995)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"36_CR3","unstructured":"Huizer, C.M.: Power dissipation analysis of CMOS VLSI circuits by means of switch level simulation. In: IEEE European Solid State Circuits Conference, Grenoble, France, pp. 61\u201364 (1990)"},{"key":"36_CR4","doi-asserted-by":"crossref","unstructured":"Ishihara, T., Yasuura, H.: Voltage scheduling problem for dynamically variable voltage processors. In: Proceedings of 1998 International Symposium on Low Power Electronics and Design, pp. 197\u2013202 (1998)","DOI":"10.1145\/280756.280894"},{"key":"36_CR5","unstructured":"Luo, J., Jha, N.: Static and dynamic variable voltage scheduling algorithms for real-time heterogeneous distributed embedded systems. In: Proceedings of the 15th International Conference on VLSI Design, pp. 719\u2013726 (2002)"},{"key":"36_CR6","unstructured":"Pouwelse, J., Langandoen, K., Sips, H.: Dynamic voltage scaling on a low-power microprocessor. UbiCom TechnicalReport 3 (2000), At: http:\/\/www.ubicom.tudelft.nl\/docs\/UbiCom-TechnicalReport_2000_3.PDF"},{"key":"36_CR7","doi-asserted-by":"crossref","unstructured":"Ranaweera, S., Agrawal, D.P.: A scalable task duplication based scheduling algorithm for heterogeneous systems. In: Proceedings of International Conference on Parallel Processing, pp. 383\u2013390 (2000)","DOI":"10.1109\/ICPP.2000.876154"},{"key":"36_CR8","first-page":"3","volume":"1","author":"E. Sha","year":"2004","unstructured":"Sha, E., Zhuge, Q., Zhang, Y.: Algorithms and Analysis of Scheduling for Low-Power High-Performance DSP on VLIW Processors. International Journal of High Performance Computing and Networking\u00a01, 3\u201316 (2004)","journal-title":"International Journal of High Performance Computing and Networking"},{"issue":"3","key":"36_CR9","first-page":"260","volume":"13","author":"H. Topcuoglu","year":"2002","unstructured":"Topcuoglu, H., Hariri, S., Wu, M.-Y.: Performance-effective and low-complexity task scheduling for heterogeneous computing. IEEE TPDS\u00a013(3), 260\u2013274 (2002)","journal-title":"IEEE TPDS"},{"key":"36_CR10","unstructured":"Palli, K.: Scheduling DAGs for Minimum Finish Time and Power Consumption on Hetero-geneous Processors: MS Thesis, Auburn University, Auburn, AL (2005)"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing - HiPC 2006"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11945918_36.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,12]],"date-time":"2025-01-12T14:51:15Z","timestamp":1736693475000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11945918_36"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540680390","9783540680406"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/11945918_36","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}