{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T18:45:43Z","timestamp":1725475543552},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540680390"},{"type":"electronic","value":"9783540680406"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11945918_48","type":"book-chapter","created":{"date-parts":[[2006,12,17]],"date-time":"2006-12-17T22:09:45Z","timestamp":1166393385000},"page":"497-508","source":"Crossref","is-referenced-by-count":4,"title":["Exploring Energy-Performance Trade-Offs for Heterogeneous Interconnect Clustered VLIW Processors"],"prefix":"10.1007","author":[{"given":"Rahul","family":"Nagpal","sequence":"first","affiliation":[]},{"given":"Y. N.","family":"Srikant","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"48_CR1","doi-asserted-by":"crossref","unstructured":"Balasubramonian, R., Muralimanohar, N., Ramani, K., Venkatachalapathy, V.: Microarchitectural Wire Management for Performance and Power in Partitioned Architectures. In: Proc. of Intl. Symp. on High-Performance Computer Architecture, pp. 28\u201339 (2005)","DOI":"10.1109\/HPCA.2005.21"},{"key":"48_CR2","doi-asserted-by":"crossref","unstructured":"Banerjee, K., Mehrotra, A.: A Power-Optimal Repeater Insertion Methodology for Global Interconnects in Nanometer Designs. In: Proc. of IEEE Trans. on Electron Devices, pp. 2001\u20132007 (November 2002)","DOI":"10.1109\/TED.2002.804706"},{"key":"48_CR3","doi-asserted-by":"crossref","unstructured":"Mui, M.L., Banerjee, K., Mehrotra, A.: A Global Interconnect Optimization Scheme for Nanometer Scale VLSI with Implications for Latency, Bandwidth and Power Dissipation. IEEE Trans. on Electron Devices, 195\u2013203 (2004)","DOI":"10.1109\/TED.2003.820651"},{"key":"48_CR4","doi-asserted-by":"crossref","unstructured":"Chu, M., Fan, K., Mahlke, S.: Region-based Hierarchical Operation Partitioning for Multicluster Processors. SIGPLAN Notices, 300\u2013311 (2003)","DOI":"10.1145\/780822.781165"},{"key":"48_CR5","unstructured":"Faraboschi, P., Brown, G., Fisher, J.A., Desoli, G.: Clustered Instruction-level Parallel Processors. Technical report, Hewlett-Packard (1998)"},{"key":"48_CR6","doi-asserted-by":"crossref","unstructured":"Joan-Manuel Parcerisa, A.G., Sahuquillo, J., Duato, J.: Efficient Interconnects for Clustered Microarchitectures. In: Proc. of Int. Conf. on Parallel Architectures and Compilation Techniques, pp. 291\u2013300 (2002)","DOI":"10.1109\/PACT.2002.1106028"},{"key":"48_CR7","doi-asserted-by":"crossref","unstructured":"Kailas, K., Agrawala, A., Ebcioglu, K.: CARS: A New Code Generation Framework for Clustered ILP Processors. In: Proc. of Intl. Symp. on High-Performance Computer Architecture, p. 133 (2001)","DOI":"10.1109\/HPCA.2001.903258"},{"key":"48_CR8","doi-asserted-by":"crossref","unstructured":"Kim, H.S., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.: Adapting Instruction Level Parallelism for Optimizing Leakage in VLIW Architectures. In: Proc. of Conf. on Language, Compiler, and Tool for Embedded Systems, pp. 275\u2013283 (2003)","DOI":"10.1145\/780732.780770"},{"key":"48_CR9","doi-asserted-by":"crossref","unstructured":"Lapinskii, V.S., Jacome, M.F., De Veciana, G.A.: Cluster Assignment for High-Performance Embedded VLIW processors. ACM Trans. on Design and Automation of Electronic Systems, 430\u2013454 (2002)","DOI":"10.1145\/567270.567274"},{"key":"48_CR10","doi-asserted-by":"crossref","unstructured":"Nagpal, R., Srikant, Y.N.: Integrated Temporal and Spatial Scheduling for Extended Operand Clustered VLIW Processors. In: Proc. of Conf. on Computing Frontiers, pp. 457\u2013470 (2004)","DOI":"10.1145\/977091.977155"},{"key":"48_CR11","doi-asserted-by":"crossref","unstructured":"Nagpal, R., Srikant, Y.N.: Exploring Energy-Performance Trade-offs for Heterogeneous Interconnect Clustered VLIW Processors. Technical Report, Dept. of CSA, Indian Institute of Science (2005), http:\/\/www.archive.csa.iisc.ernet.in\/TR","DOI":"10.1007\/11945918_48"},{"key":"48_CR12","doi-asserted-by":"crossref","unstructured":"Ozer, E., Banerjia, S., Conte, T.M.: Unified Assign and Schedule: A New Approach to Scheduling for Clustered Register File Microarchitectures. In: Proc. of Intl. Symp. on Microarchitecture, pp. 308\u2013315 (1998)","DOI":"10.1109\/MICRO.1998.742792"},{"key":"48_CR13","doi-asserted-by":"crossref","unstructured":"Terechko, A., Thenaff, E.L., Garg, M., Eijndhoven, J.V., Corporaal, H.: Inter-Cluster Communication Models for Clustered VLIW Processors. In: Proc. of Intl. Symp. on High-Performance Computer Architecture, p. 354 (2003)","DOI":"10.1109\/HPCA.2003.1183552"},{"key":"48_CR14","unstructured":"Wang, H., Peh, L.-S., Malik, S.: Power-driven Design of Router Microarchitectures in On-chip Networks. In: Proc. of Symp. on Microarchitecture, p. 105 (2003)"},{"key":"48_CR15","doi-asserted-by":"crossref","unstructured":"Zhang, W., Vijaykrishnan, N., Kandemir, M., Irwin, M.J., Duarte, D., Tsai, Y.-F.: Exploiting VLIW Schedule Slacks for Dynamic and Leakage Energy Reduction. In: Proc. of Intl. Symp. on Microarchitecture, pp. 102\u2013113 (2001)","DOI":"10.1109\/MICRO.2001.991109"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing - HiPC 2006"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11945918_48.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T07:18:41Z","timestamp":1619507921000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11945918_48"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540680390","9783540680406"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/11945918_48","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}