{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T04:18:14Z","timestamp":1742617094238,"version":"3.40.2"},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540138839"},{"type":"electronic","value":"9783540390879"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1984]]},"DOI":"10.1007\/3-540-13883-8_77","type":"book-chapter","created":{"date-parts":[[2012,2,25]],"date-time":"2012-02-25T18:08:09Z","timestamp":1330193289000},"page":"259-278","source":"Crossref","is-referenced-by-count":0,"title":["VLSI systems for design rule checks"],"prefix":"10.1007","author":[{"given":"Rajiv","family":"Kane","sequence":"first","affiliation":[]},{"given":"Sartaj","family":"Sahni","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,5,31]]},"reference":[{"key":"17_CR1","doi-asserted-by":"crossref","unstructured":"M. Abramovici, Y. H. Levendel, and P. R. Menon, \u201dA Logic Simulation Machine\u201d ACM IEEE Nineteenth Design Automation Conference Proceedings pp 65\u201373","DOI":"10.1109\/DAC.1982.1585482"},{"key":"17_CR2","doi-asserted-by":"crossref","unstructured":"Tom Blank, Mark Stefik, William vanCleemput \u201dA Parallel Bit Map Processor Architecture for DA Algorithms\u201d ACM IEEE Eighteenth Design Automation Conference Proceedings pp 837\u2013845","DOI":"10.1109\/DAC.1981.1585453"},{"key":"17_CR3","doi-asserted-by":"crossref","unstructured":"Dah-Juh Chyan and Melvin A. Breuer, \u201dA Placement Algorithm for Array Processors\u201d ACM IEEE 20th Design Automation Conference Proceedings pp 182\u2013188","DOI":"10.1109\/DAC.1983.1585646"},{"key":"17_CR4","doi-asserted-by":"crossref","unstructured":"M. M. Denneau, \u201dThe Yorktown Simulation Engine\u201d CM IEEE Nineteenth Design Automation Conference Proceedings pp 55\u201359","DOI":"10.1109\/DAC.1982.1585480"},{"key":"17_CR5","doi-asserted-by":"crossref","unstructured":"A. Iosupovici, C. King, and M. Breuer, \u201dA Module Interchange Machine\u201d ACM IEEE 20th Design Automation Conference Proceedings pp 171\u2013174","DOI":"10.1109\/DAC.1983.1585644"},{"key":"17_CR6","unstructured":"R. Kane, S. Sahni, \u201dA Systolic Design Rule Checker\u201d TR 83-13, Department of Computer Science, University of Minnesota"},{"key":"17_CR7","unstructured":"R. Kane, S. Sahni, \u201dSystolic Algorithms for Rectilinear Polygons\u201d TR 84-2, Department of Computer Science, University of Minnesota"},{"key":"17_CR8","unstructured":"R. Mane and S. Sahni, \u201dA hardware algorithm for net extraction\u201d, University of Minnesota, Technical Report, 1984."},{"key":"17_CR9","doi-asserted-by":"crossref","unstructured":"E. Kronstadt and G. Pfister, \u201dSoftware Support for the Yorktown Simulation Engine\u201d ACM IEEE Nineteenth Design Automation Conference Proceedings pp 60\u201364","DOI":"10.1109\/DAC.1982.1585481"},{"key":"17_CR10","unstructured":"H. T. Kung, \u201dLet's Design Algorithms for VLSI Systems\u201d Proceedings of the CALTECH Conference on VLSI, January 1979, pp 65\u201390"},{"key":"17_CR11","unstructured":"H. T. Kung, \u201dA Listing of Systolic Papers\u201d, Department of Computer Science, Carnegie-Mellon University"},{"key":"17_CR12","unstructured":"C. E. Leiserson, \u201dSystolic Priority Queues\u201d Proceedings of Conference on VLSI: Architecture, Design, Fabrication California Institute of Tachnology Jan 79 pp 199\u2013214"},{"key":"17_CR13","doi-asserted-by":"crossref","unstructured":"T. N. Mudge, R. A. Ratenbar, R. M. Lougheed, and D. E. Atkins, \u201dCellular Image Processing Techniques for VLSI Circuit Layout Validation and Routing\u201d ACM IEEE Nineteenth Design Automation Conference Proceedings pp 537\u2013543","DOI":"10.1109\/DAC.1982.1585550"},{"key":"17_CR14","doi-asserted-by":"crossref","unstructured":"R. Nair, S. Jung, S. Liles, and R. Villani, \u201dGlobal Wiring on a Wire Routing Machine\u201d ACM IEEE Nineteenth Design Automation Conference Proceedings pp 224\u2013231","DOI":"10.1109\/DAC.1982.1585505"},{"key":"17_CR15","doi-asserted-by":"crossref","unstructured":"G. F. Pflster, \u201dThe Yorktown Simulation Engine, Introduction\u201d ACM IEEE Nineteenth Design Automation Conference Proceedings pp 51\u201354","DOI":"10.1145\/800263.809185"},{"key":"17_CR16","doi-asserted-by":"crossref","unstructured":"L. Seiler, \u201dA Hardware Assisted Design Rule Check Architecture\u201d ACM IEEE Nineteenth Design Automation Conference Proceedings pp 232\u2013238","DOI":"10.1109\/DAC.1982.1585506"},{"key":"17_CR17","doi-asserted-by":"crossref","unstructured":"Kazuhiro Ueda, Tsutomu Komatsubara and Tsutomu Hosaka, \u201dA Parallel Processing Approach for Logic Module Placement\u201d ACM IEEE Transactions on Computer Aided Design Vol. CAD-2 No.1 Jan.83 pp 39\u201347","DOI":"10.1109\/TCAD.1983.1270019"}],"container-title":["Lecture Notes in Computer Science","Foundations of Software Technology and Theoretical Computer Science"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-13883-8_77.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T20:20:29Z","timestamp":1742588429000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-13883-8_77"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1984]]},"ISBN":["9783540138839","9783540390879"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/3-540-13883-8_77","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1984]]}}}