{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:49:58Z","timestamp":1725662998432},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540164791"},{"type":"electronic","value":"9783540398202"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1986]]},"DOI":"10.1007\/3-540-16479-0_24","type":"book-chapter","created":{"date-parts":[[2012,2,25]],"date-time":"2012-02-25T18:44:53Z","timestamp":1330195493000},"page":"246-255","source":"Crossref","is-referenced-by-count":1,"title":["Using the temporal logic programming language Tokio for algorithm description and automatic CMOS gate array synthesis"],"prefix":"10.1007","author":[{"given":"Masahiro","family":"Fujita","sequence":"first","affiliation":[]},{"given":"Makoto","family":"Ishisone","sequence":"additional","affiliation":[]},{"given":"Hiroshi","family":"Nakamura","sequence":"additional","affiliation":[]},{"given":"Hidehiko","family":"Tanaka","sequence":"additional","affiliation":[]},{"given":"Tohru","family":"Moto-oka","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,5,27]]},"reference":[{"key":"24_CR1","unstructured":"Manna Z, Pnueli A (1981) Verification of concurrent programs part I: the temporal framework, Stanford univ. rep. STAN-C81-836"},{"key":"24_CR2","unstructured":"Moszkowski B (1983) Reasoning about digital circuits, Stanford univ. rep. STAN-CS-83-970"},{"key":"24_CR3","unstructured":"Aoyagi T, Kono S, Fujita M, Moto-oka T (1985) Logic Programming Conference '85, Tokyo Japan"},{"key":"24_CR4","unstructured":"Kono S, Aoyagi T, Fujita M, Tanaka H (1985) Logic Programming Conference '85, Tokyo Japan"},{"key":"24_CR5","unstructured":"Fujita M (1984) Logic design assistance with temporal logic, phD dissertation, Univ. of Tokyo"},{"key":"24_CR6","doi-asserted-by":"crossref","unstructured":"Juley JR, Dietmeyer DL (1968) A digital system design language (DDL), IEEE trans. computer, vol. C-17, no. 9","DOI":"10.1109\/TC.1968.229145"},{"key":"24_CR7","doi-asserted-by":"crossref","unstructured":"Juley JR, Dietmeyer DL (1969) Translation of a DDL digital system specification to equation, IEEE trans. computer, vol. C-18, no. 4","DOI":"10.1109\/T-C.1969.222657"},{"key":"24_CR8","unstructured":"Pereira F (1984) C-Prolog users manual version 1.5, EdCAD, Edinburgh univ."},{"key":"24_CR9","unstructured":"Goto A, Aida A, Tanaka H, Moto-oka T (1983) Highly parallel inference engine PIE, Logic Programming Conference '83, Tokyo Japan"}],"container-title":["Lecture Notes in Computer Science","Logic Programming '85"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-16479-0_24.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T20:10:25Z","timestamp":1605643825000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-16479-0_24"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986]]},"ISBN":["9783540164791","9783540398202"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/3-540-16479-0_24","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1986]]}}}