{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T21:10:02Z","timestamp":1742591402008,"version":"3.40.2"},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540167662"},{"type":"electronic","value":"9783540387466"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1986]]},"DOI":"10.1007\/3-540-16766-8_15","type":"book-chapter","created":{"date-parts":[[2012,2,25]],"date-time":"2012-02-25T18:53:21Z","timestamp":1330196001000},"page":"166-179","source":"Crossref","is-referenced-by-count":0,"title":["A high-performance single-chip vlsi signal processor architecture"],"prefix":"10.1007","author":[{"given":"Nick","family":"Kanopoulos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter N.","family":"Marinos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,1]]},"reference":[{"key":"15_CR1","unstructured":"J. Hennessey et al, \"A VLSI Processor Architecture,\" Comp. Syst. Laboratory, Technical Report No. 223, Stanford Univ., (Nov. 1981)."},{"key":"15_CR2","unstructured":"W. Bauer, \"The NEC PD7720\/SPI and an Application Development in Speech Digitation,\" Proceedings WESCON \u2014 82, 34\/4, (1982)."},{"key":"15_CR3","unstructured":"P. P. Reusens, R. W. Linderman, W. K. Ku, \"CUSP: A Custom VLSI Processor for Digital Signal Processing Based on the FFT,\" Proceedings, ICCD, pp. 757\u2013760, (1983)."},{"key":"15_CR4","unstructured":"H. E. Tsou, A. S. Hamori, B. L. Troutman, \"A High Speed Multi-Purpose VLSI Digital Processor,\" Proceedings, ICCD, pp. 141\u2013144, (1983)."},{"key":"15_CR5","doi-asserted-by":"crossref","unstructured":"B. Arambepola, \"Algorithm and a New Processor Architecture for Computing the DFT,\" Proceedings, Int'l. Conf. on Acoustics, Speech and Signal Processing, pp. 451\u2013454, (1983).","DOI":"10.1109\/ICASSP.1983.1172237"},{"key":"15_CR6","unstructured":"D. Gwyn, P. Edwards, \"The AMI 52811 Advanced Signal Processing Peripheral,\" Proceedings, WESCON \u2014 82, 34\/1, (1982)."},{"key":"15_CR7","doi-asserted-by":"crossref","unstructured":"M. Yano, K. Inoke, T. Senba, \"An LSI Digital Signal Processor,\" Proceedings, Int'l. Conf. on Acoustics, Speech and Signal Processing, pp. 1073\u20131076, (1982).","DOI":"10.1109\/ICASSP.1982.1171590"},{"key":"15_CR8","unstructured":"B. Huston, \"CMOS Single-Chip Family Enhanced with an EPROM Version,\" Proceedings, WESCON \u2014 82, 5B-L, (1982)."},{"key":"15_CR9","doi-asserted-by":"crossref","unstructured":"T. Tsuda et al, \"CMOS LSI DSP and its Applications to Voice Band Signals,\" Proceedings Int'l. Conf. on Acoustics, Speech and Signal Processors, pp. 955\u2013958, (1983).","DOI":"10.1109\/ICASSP.1983.1172149"},{"key":"15_CR10","unstructured":"J. D. Grimm, G. L. Bair, \"Radar Signal Processing Development for Application of VHSI,\" Proceedings, NAECON-79, pp. 796-805, (1979)."},{"key":"15_CR11","volume-title":"The Fast Fourter Transform","author":"E. O. Brigham","year":"1974","unstructured":"E. O. Brigham, The Fast Fourter Transform, Prentice Hall, Englewood Cliffs, (1974)."},{"key":"15_CR12","unstructured":"N. Kanopoulos, \"A Single-chip VLSI Architecture for Radar Signal Processing,\" Ph.D. Dissertation, Duke University, (1984)."},{"key":"15_CR13","unstructured":"N. Kanopoulos, \"Design and Implementation of a 40-by-20 FIFO Memory for a VLSI System,\" Proceedings, MELECON-83, pp. B304-B306, (1983)."},{"key":"15_CR14","doi-asserted-by":"crossref","unstructured":"G. Culler, E. Greenwood, D. Harrison, \"A High Performance VLSI CMOS Arithmetic Processor Chip,\" Proceedings, Int'l. Conf. on Acoustics, Speech and Signal Processing, pp. 1053\u20131056, (1982).","DOI":"10.1109\/ICASSP.1982.1171577"},{"key":"15_CR15","unstructured":"R. E. Holm, \"New Approaches to DSP Expand Capabilities of Single-chip Processors,\" Proceedings, WESCON-82, 34\/5, (1982)."},{"key":"15_CR16","unstructured":"Advanced Micro Devices, \"Digital Signal\/Array Processing Products,\" New Product Information, (1983)."},{"key":"15_CR17","doi-asserted-by":"crossref","unstructured":"B. L. Troutman et al, \"A 2\u03bc CMOS\/LSI 32-Point FFT Processor,\" Proceedings, Int'l. Solid State Circuits Conf., pp. 26\u201327, (1982).","DOI":"10.1109\/ISSCC.1982.1156346"},{"key":"15_CR18","unstructured":"Texas Instruments, \"TMS 320 16\/32 Bit Single-chip Processor,\" Specification Manual, (1982)."},{"key":"15_CR19","volume-title":"Radar Design Principles","author":"F. E. Nathanson","year":"1968","unstructured":"F. E. Nathanson, Radar Design Principles, McGraw-Hill, New York, (1968)."},{"key":"15_CR20","unstructured":"E. Brookner, \"Trends in Radar Signal Processing,\" Microwave Journal, pp. 19\u201330, (October 1982)."},{"key":"15_CR21","unstructured":"E. Brookner, \"Developments in Digital Radar Processing,\" Journal reprints of Raytheon Comp., pp. 7\u201317, (March 1983)."}],"container-title":["Lecture Notes in Computer Science","VLSI Algorithms and Architectures"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-16766-8_15.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T20:29:16Z","timestamp":1742588956000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-16766-8_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986]]},"ISBN":["9783540167662","9783540387466"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/3-540-16766-8_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1986]]}}}