{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:51:27Z","timestamp":1725663087223},"publisher-location":"Berlin, Heidelberg","reference-count":43,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540167662"},{"type":"electronic","value":"9783540387466"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1986]]},"DOI":"10.1007\/3-540-16766-8_16","type":"book-chapter","created":{"date-parts":[[2012,2,25]],"date-time":"2012-02-25T18:53:39Z","timestamp":1330196019000},"page":"180-193","source":"Crossref","is-referenced-by-count":11,"title":["Exploiting hierarchy in VLSI design"],"prefix":"10.1007","author":[{"given":"T.","family":"Lengauer","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,1]]},"reference":[{"key":"16_CR1","doi-asserted-by":"crossref","unstructured":"Arnold, M.H.\/Ousterhout, J.K.: Lyra: A new approach to geometric design rule checking. Proc. 19th Design Automation Conference (1982), 530\u2013536","DOI":"10.1109\/DAC.1982.1585549"},{"key":"16_CR2","unstructured":"Brayton, R.K.\/Brenner, N.L.\/Chen, C.L.\/DeMicheli, G.\/McMullen, C.T.\/Otten, R.H.J.M.: The YORKTOWN Silicon Compiler. Proc. of International Symposium on Circuits and Systems (ISCAS '85) (1985)"},{"issue":"6","key":"16_CR3","doi-asserted-by":"crossref","first-page":"358","DOI":"10.1109\/TCS.1983.1085362","volume":"CAS-30","author":"M.A. Breuer","year":"1983","unstructured":"Breuer, M.A.\/Kumar, A.: A methodology for custom VLSI layout. IEEE trans. Circuits and Systems. CAS-30,6 (1983), 358\u2013364","journal-title":"IEEE trans. Circuits and Systems"},{"key":"16_CR4","first-page":"127","volume":"1","author":"J.L. Bentley","year":"1983","unstructured":"Bentley, J.L.\/Ottmann, T.\/Widmayer, P.: The complexity of manipulating hierarchically defined sets of rectangles. In: Advances in Computing Research (JAI Press Inc.) 1 (1983), 127\u2013158","journal-title":"Advances in Computing Research"},{"issue":"2","key":"16_CR5","doi-asserted-by":"crossref","first-page":"160","DOI":"10.1109\/TC.1984.1676408","volume":"C-33","author":"R.E. Bryant","year":"1984","unstructured":"Bryant, R.E.: A switch-level model and simulator for MOS digital systems. IEEE Trans. Comput. C-33,2 (1984), 160\u2013177","journal-title":"IEEE Trans. Comput."},{"key":"16_CR6","unstructured":"Rammig, F.J.: Mixed-level modelling and simulation of VLSI systems. Advances in CAD for VLSI, Vol. II (E. H\u00f6rbst, ed.), North-Holland (1986)"},{"key":"16_CR7","doi-asserted-by":"crossref","unstructured":"Chao, S.\/Huang, Y.\/Yan, L.M.: A hierarchical approach for layout versus circuit consistency check. Proc. 17th Design Automation Conference (1980), 269\u2013276","DOI":"10.1145\/800139.804539"},{"key":"16_CR8","doi-asserted-by":"crossref","unstructured":"Chen, M.C.\/Mead, C.A.: A hierarchical simulator based on formal semantics. Proc. 3rd Caltech VLSI Conference (R.E. Bryant, ed.) (1983), 207\u2013224","DOI":"10.1007\/978-3-642-95432-0_12"},{"key":"16_CR9","doi-asserted-by":"crossref","unstructured":"Entenmann, G.\/Daniel, S.W.: A fully automatic hierarchical compactor. Proc. 22nd Design Automation Conference (1985), 69\u201375","DOI":"10.1109\/DAC.1985.1585914"},{"key":"16_CR10","doi-asserted-by":"crossref","unstructured":"Gabow, H.N.\/Galil, Z.\/Spencer, T.\/Tarjan, R.E.: Efficient algorithms for finding minimum spanning trees in undirected and directed graphs. Typescript (1985). To appear in COMBINATORIKA","DOI":"10.1007\/BF02579168"},{"issue":"1","key":"16_CR11","first-page":"23","volume":"1","author":"A. Gupta","year":"1983","unstructured":"Gupta, A.\/Hon, R.W.: HEXT: A hierarchical circuit extractor. Journal of VLSI and Computer Systems 1, 1 (1983), 23\u201339","journal-title":"Journal of VLSI and Computer Systems"},{"key":"16_CR12","unstructured":"Lengauer, T.\/Mehlhorn, K.: The HILL system: A design environment for the hierarchical specifcation, compaction, and simulation of integrated circuit layouts. Proc. MIT-Conference on Advanced Research in VLSI (P. Penfield Jr. ed.), Artech House Company (1984), 139\u2013148"},{"key":"16_CR13","unstructured":"Flake, P.L.\/Moorby, P.R.\/Musgrave, G.: HILO Mark 2, Hardware description language. Proc. of 5th Conference on Computer Hardware Description Languages and Their Applications (M. Breuer, K. Hartenstein, eds.), North Holland (1981), 95\u2013108"},{"key":"16_CR14","volume-title":"The hierarchical analysis of VLSI designs","author":"R.W. Hon","year":"1983","unstructured":"Hon, R.W.: The hierarchical analysis of VLSI designs. Ph.D. Thesis, Computer Science Dep., Carnegie-Mellon University, Pittsburgh, PA (1983)"},{"key":"16_CR15","unstructured":"Huang, M.A.\/Steiglitz, K.: A hierarchical compaction algorithm with low page fault complexity. Proc. of the MIT-Conference on Advanced Research in VLSI (P. Penfield Jr., ed.) (1984), 203\u2013212"},{"key":"16_CR16","unstructured":"Johnson, S.C.: Hierarchical design validation based on rectangles. Proc. MIT Conference on Advanced Research in VLSI (P. Penfield Jr., ed.) (1982), 97\u2013100"},{"key":"16_CR17","volume-title":"Version modeling concepts for computer-aided design databases","author":"R.H. Katz","year":"1985","unstructured":"Katz, R.H.\/Chang, E.\/Bhateja, R.: Version modeling concepts for computer-aided design databases. Report No. UCB\/CSD86\/270, University of California, Berkeley, CA (1985)"},{"key":"16_CR18","doi-asserted-by":"crossref","unstructured":"Kingsley, C.: A hierarchical error-tolerant compactor. Proc. 21st Design Automation Conference (1984), 126\u2013132","DOI":"10.1109\/DAC.1984.1585785"},{"key":"16_CR19","doi-asserted-by":"crossref","unstructured":"Keller, K.H.\/Newton, A.R.\/Ellis, S.: A symbolic design system for integrated circuits. Proc. 19th Design Automation Conference (1982), 460\u2013466","DOI":"10.1109\/DAC.1982.1585539"},{"key":"16_CR20","doi-asserted-by":"crossref","unstructured":"Lengauer, T.: The complexity of compacting hierarchically specified layouts of integrated circuits. Proc. of 23rd IEEE-FOCS (1982), 358\u2013368","DOI":"10.1109\/SFCS.1982.92"},{"key":"16_CR21","volume-title":"Hierarchical graph algorithms","author":"T. Lengauer","year":"1984","unstructured":"Lengauer, T.: Hierarchical graph algorithms. TR-SFB 124, No. 15, FB 10, Universit\u00e4t des Saarlandes, Saarbr\u00fccken, West-Germany (1984)"},{"key":"16_CR22","unstructured":"Lengauer, T.: Efficient solution of biconnectivity problems on hierarchically defined graphs. Proc. of the WG '85 (H. Noltemeier, ed.), Trauner Verlag (1985), 201\u2013216"},{"key":"16_CR23","doi-asserted-by":"crossref","unstructured":"Lengauer, T.: Efficient algorithms for finding minimum spanning forests of hierarchically defined graphs. Proc. of STACS 86, Springer Lecture Notes in Computer Science No. 216 (1986), 153\u2013170","DOI":"10.1007\/3-540-16078-7_73"},{"key":"16_CR24","doi-asserted-by":"crossref","unstructured":"Lengauer, T.: Hierarchical planarity testing algorithms. Proc. of ICALP 86, Springer Lecture Notes in Computer Science (1986)","DOI":"10.1007\/3-540-16761-7_71"},{"key":"16_CR25","unstructured":"Mead, C.\/Conway, L.: Introduction of VLSI systems. Addison-Wesley (1980)"},{"issue":"4","key":"16_CR26","doi-asserted-by":"crossref","first-page":"192","DOI":"10.1109\/TCAD.1982.1270011","volume":"CAD-1","author":"M.E. Newell","year":"1982","unstructured":"Newell, M.E.\/Fitzpatrick, D.T.: Exploitation of hierarchy in analyses of integrated circuit artwork. IEEE Trans. on CAD-ICAS, Vol. CAD-1,4 (1982), 192\u2013200","journal-title":"IEEE Trans. on CAD-ICAS"},{"key":"16_CR27","volume-title":"Understanding hierarchical design","author":"J.A. Rowson","year":"1980","unstructured":"Rowson, J.A.: Understanding hierarchical design. Ph.D. Thesis, Computer Science Dep., California Institute of Technology, Pasadena, CA (1980)"},{"issue":"2","key":"16_CR28","first-page":"177","volume":"4","author":"W.J. Savitch","year":"1970","unstructured":"Savitch, W.J.: Relationship between non-deterministic and deterministic tape complexities. JCSS 4,2 (1970), 177\u2013192","journal-title":"JCSS"},{"key":"16_CR29","volume-title":"The use of strict hierarchy for verification of integrated circuits","author":"L.K. Scheffer","year":"1984","unstructured":"Scheffer, L.K.: The use of strict hierarchy for verification of integrated circuits. Ph.D. Thesis, Stanford University, Stanford, CA (1984)"},{"key":"16_CR30","first-page":"415","volume":"85","author":"M.A. Shand","year":"1985","unstructured":"Shand, M.A.: Hierarchical VLSI artwork analysis. Proc. of VLSI 85 (1985), 415\u2013424","journal-title":"Proc. of VLSI"},{"key":"16_CR31","doi-asserted-by":"crossref","unstructured":"Scheffer, L.K.\/Soetarman, R.: Hierarchical analysis of IC artwork with user-defined rules. IEEE Design & Test (Feb. 1986), 66\u201374","DOI":"10.1109\/MDT.1986.294941"},{"key":"16_CR32","first-page":"329","volume":"85","author":"A. Jerraya","year":"1985","unstructured":"Jerraya, A.\/Rosier, E.\/Rougeaux, F.R.\/Courtois, B.: A hierarchical symbolic design layout tool: STYX. Proc. of VLSI 85 (1985), 329\u2013337","journal-title":"Proc. of VLSI"},{"key":"16_CR33","doi-asserted-by":"crossref","unstructured":"Tarolli, G.M.\/Herman, W.J.: Hierarchical circuit extraction with detailed parasitic capacitance. Proc. 20th Design Automation Conference (1983), 337\u2013345","DOI":"10.1109\/DAC.1983.1585671"},{"key":"16_CR34","doi-asserted-by":"crossref","unstructured":"Tygar, J.D.\/Ellikson, R.: Efficient netlist comparison using hierarchy and randomization. Proc. 22nd Design Automation Conference (1985), 702\u2013708","DOI":"10.1109\/DAC.1985.1586019"},{"key":"16_CR35","doi-asserted-by":"crossref","unstructured":"Taylor, G.S.\/Ousterhout, J.K.: Magic's incremental design rule checker. Proc. 21st Design Automation Conference (1984), 160\u2013165","DOI":"10.1109\/DAC.1984.1585790"},{"key":"16_CR36","unstructured":"Ullmann, J.D.: Computational aspects of VLSI. Computer Science Press (1984)"},{"key":"16_CR37","doi-asserted-by":"crossref","unstructured":"Rosenberg, J.: A vertically integrated VLSI design environment. Proc. 20th Design Automation Conference (1983), 31\u201335","DOI":"10.1109\/DAC.1983.1585622"},{"key":"16_CR38","doi-asserted-by":"crossref","unstructured":"van Vlierberghe, S.\/Rijmenants, J.\/Heyns, W.: Symbolic hierarchical artwork generation system. Proc. 22nd Design Automation Conference (1985), 789\u2013793","DOI":"10.1109\/DAC.1985.1586038"},{"key":"16_CR39","doi-asserted-by":"crossref","unstructured":"Wagner, T.J.: Hierarchical layout verification. Proc. 21st Design Automation Conference (1984), 484\u2013489","DOI":"10.1109\/DAC.1984.1585842"},{"key":"16_CR40","unstructured":"Whitney, T.: A hierarchical design rule checking algorithm. Lambda (first quarter 1981)"},{"key":"16_CR41","volume-title":"Hierarchical composition of VLSI circuits","author":"T.E. Whitney","year":"1985","unstructured":"Whitney, T.E.: Hierarchical composition of VLSI circuits. Ph.D. Thesis, Computer Science Dep., California Institute of Technology, Pasadena, CA (1985)"},{"key":"16_CR42","doi-asserted-by":"crossref","unstructured":"Wong, Y.: Hierarchical circuit verification. Proc. 22nd Design Aut. Conference (1985), 695\u2013701","DOI":"10.1145\/317825.317965"},{"key":"16_CR43","unstructured":"Zimmermann, G.: Top-down design of digital systems. Advances in CAD for VLSI, Vol. II (E. H\u00f6rbst, ed.), North Holland (1986)"}],"container-title":["Lecture Notes in Computer Science","VLSI Algorithms and Architectures"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-16766-8_16.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T20:11:05Z","timestamp":1605643865000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-16766-8_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986]]},"ISBN":["9783540167662","9783540387466"],"references-count":43,"URL":"https:\/\/doi.org\/10.1007\/3-540-16766-8_16","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1986]]}}}