{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:54:06Z","timestamp":1725663246247},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540168119"},{"type":"electronic","value":"9783540448563"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1986]]},"DOI":"10.1007\/3-540-16811-7_191","type":"book-chapter","created":{"date-parts":[[2012,2,25]],"date-time":"2012-02-25T14:04:56Z","timestamp":1330178696000},"page":"361-375","source":"Crossref","is-referenced-by-count":3,"title":["Lisa: A parallel processing architecture"],"prefix":"10.1007","author":[{"given":"G. M.","family":"Megson","sequence":"first","affiliation":[]},{"given":"D. J.","family":"Evans","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,5,31]]},"reference":[{"key":"44_CR1","unstructured":"M. Kinde, H.W. Lang, M. Schimmler, M. Schmeck, M. Schroder, \"The Instruction Systolic Array and Its Relation to Other Models of Parallel Computers\", Proc. International Conference Parallel Computing 85, North-Holland, 1986, eds. Schendel, Joubert, Fielmeier."},{"key":"44_CR2","doi-asserted-by":"crossref","unstructured":"C.B. Yang & R.C.T. Lee, \"The Mapping of 2-D Array Processors to 1-D Array Processors\", Parallel Computing, 1986, 3 (in press).","DOI":"10.1016\/0167-8191(86)90021-9"},{"issue":"11","key":"44_CR3","doi-asserted-by":"crossref","first-page":"1054","DOI":"10.1109\/TC.1982.1675922","volume":"C-31","author":"S.Y. Kung","year":"1982","unstructured":"S.Y. Kung, \"Wavefront Array Processor: Language, Architecture & Applications\", IEEE Trans. on Computers, Vol. C-31, No. 11, p.1054\u20131066, Nov. 1982.","journal-title":"IEEE Trans. on Computers"},{"key":"44_CR4","unstructured":"H.W. Lang, \"The Instruction Systolic Array, A Parallel Architecture for VLSI\", Report 8502, Institute Fur Informatik Und Praktische Mathematik."},{"key":"44_CR5","doi-asserted-by":"crossref","unstructured":"H.T. Kung, \"The Structure of Parallel Algorithms\", Advances in Computers, Vol. 19, 1980.","DOI":"10.1016\/S0065-2458(08)60033-9"},{"key":"44_CR6","unstructured":"C.E. Leiserson, \"Area Efficient VLSI Computation\", Ph.D. Thesis 1981, Carnegie Mellon University."},{"key":"44_CR7","unstructured":"Hiroshi Umeo, \"A Class of SIMD Machines Simulated by Systolic VLSI Arrays\", Proc. International Workshop on Parallel Computing & VLSI 1984, edits. P. Bertolazzi, F. Luccio, North-Holland Publishers."},{"key":"44_CR8","unstructured":"Hiroshi Umeo, \"Two-Dimensional Systolic Implementation of Array Algorithms\", Report AL82-32, Faculty of Engineering, Osaka-Electro-Communication Univ."},{"key":"44_CR9","unstructured":"G.M. Megson & D.J. Evans, \"The Soft-Systolic Program Simulation System (SSPS)\", Loughborough University of Technology, Comp.Stud. Rep. 272 (1986)."}],"container-title":["Lecture Notes in Computer Science","CONPAR 86"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-16811-7_191.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T17:08:33Z","timestamp":1619543313000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-16811-7_191"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986]]},"ISBN":["9783540168119","9783540448563"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/3-540-16811-7_191","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1986]]}}}