{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:58:04Z","timestamp":1725663484737},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540180241"},{"type":"electronic","value":"9783540477129"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1987]]},"DOI":"10.1007\/3-540-18024-9_31","type":"book-chapter","created":{"date-parts":[[2012,2,25]],"date-time":"2012-02-25T14:23:42Z","timestamp":1330179822000},"page":"159-169","source":"Crossref","is-referenced-by-count":0,"title":["Fast execution mechanisms of parallel inference engine PIE: PIEpelined goal rewriting and goal multicasting"],"prefix":"10.1007","author":[{"given":"Hanpei","family":"Koike","sequence":"first","affiliation":[]},{"given":"Hidehiko","family":"Tanaka","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,4]]},"reference":[{"key":"15_CR1","unstructured":"Moto-oka,T., Tanaka,T., Aida,H., Maruyama,T. and Hirata,K., \"The Architecture of a Parallel Inference Engine-PIE-\", FGCS'84, ICOT, 1984."},{"key":"15_CR2","doi-asserted-by":"crossref","unstructured":"Goto,A., Tanaka.H. and Moto-oka,T., \"Highly Parallel Inference Engine PIE \u2014 Goal Rewriting Model and Machine Architecture \u2014\", New Generation Computing, Vol.2, OHMSHA and Springer-Verlag, 1984.","DOI":"10.1007\/BF03037051"},{"key":"15_CR3","unstructured":"Yuhara, M.Aida,H., Tanaka,H. and Moto-oka,T., \"Unify Processor and its Reduction Algorithm of the Highly Parallel Inference Engine \u2014 PIE (Japanese)\", Technical Research Report, EC83-30, IECE of Japan, 1983."},{"key":"15_CR4","unstructured":"Yuhara,M., Koike,H., Tanaka,H. and Moto-oka,T., \"A Unify Processor Pilot Machine for PIE\", Proc. of the Logic Programming Conference '84, Tokyo, 1984."},{"key":"15_CR5","doi-asserted-by":"crossref","unstructured":"Tick,E. and Warren,D.H.D., \"Towards a Pipelined Prolog Processor\", International Symposium on Logic Programming, IEEE, 1984.","DOI":"10.1007\/BF03037325"},{"key":"15_CR6","unstructured":"Warren,D.H.D., \"An Abstract Prolog Instruction Set\", Tech. report 309, A.I.Center, SRI International, 1983."}],"container-title":["Lecture Notes in Computer Science","Logic Programming '86"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-18024-9_31.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T15:13:49Z","timestamp":1605626029000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-18024-9_31"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987]]},"ISBN":["9783540180241","9783540477129"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/3-540-18024-9_31","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1987]]}}}