{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:50:06Z","timestamp":1725663006220},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540182030"},{"type":"electronic","value":"9783540478065"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1987]]},"DOI":"10.1007\/3-540-18203-9_12","type":"book-chapter","created":{"date-parts":[[2012,2,25]],"date-time":"2012-02-25T19:30:57Z","timestamp":1330198257000},"page":"373-386","source":"Crossref","is-referenced-by-count":0,"title":["Multi-level simulator for VLSI"],"prefix":"10.1007","author":[{"given":"P.","family":"Mehring","sequence":"first","affiliation":[]},{"given":"E.","family":"Aposporidis","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,5,28]]},"reference":[{"key":"12_CR1","doi-asserted-by":"crossref","first-page":"82","DOI":"10.1109\/TCAD.1983.1270024","volume":"2","author":"M. Abramovici","year":"1983","unstructured":"Abramovici, M. Levendel, Y.H. Menon, P.R. A Logic Simulation Machine; IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, 2 (1983), pp. 82\u201394","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"12_CR2","first-page":"14","volume":"9","author":"I. Albert","year":"1986","unstructured":"Albert, I. M\u00fcller-Schloer, C. Schw\u00e4rtzel, H. CAD-Systeme f\u00fcr die industrielle Rechner-entwicklung; Informatik-Spektrum (1986)9, pp. 14\u201328","journal-title":"Informatik-Spektrum"},{"key":"12_CR3","unstructured":"Aposporidis, E. Daue, T. Mehring, P. Structure of a multi-level simulator exploiting maximal concurrency, ESPRIT 415, Doc. No. AGE 008-86, April 86"},{"key":"12_CR4","unstructured":"Aposporidis, E. Jud, W. Logik-und Fehlersimulation kundenspezifischer Schlatungen; 10. Intern. Kongress Mikroelektronik, M\u00fcnchen, 9.\u201311. Nov. 1982, pp. 414\u2013423 Computer (November) 1985, pp. 128\u2013140"},{"issue":"206","key":"12_CR5","first-page":"157","volume":"XL","author":"D. F. Blunden","year":"1977","unstructured":"Blunden, D.F. Boyce, A.H. Taylor, G. Logic Simulation \u2014 Part 1; The Marconi Review, Vol. XL, No. 206, Third Quarter 1977, pp. 157\u2013171","journal-title":"The Marconi Review"},{"key":"12_CR6","unstructured":"Jefferson, D. Sowizral, H. Fast concurrent simulation using the time warp mechanism; SCS Multiconference, San Diego, Jan. 85, Part: Distributed Simulation, p. 63\u201369"},{"key":"12_CR7","doi-asserted-by":"crossref","unstructured":"Jorrand, P. Term Rewriting as a Basis for the Design of a Functional and Parallel Programming Language, A case study: the Language FP2 in Fundamentals of Artificial Intelligence, LNCS 232, 1986","DOI":"10.1007\/978-3-662-40145-3_6"},{"key":"12_CR8","doi-asserted-by":"crossref","unstructured":"Wei\u00df, H. Horninger, K. Integrierte MOS-Schaltungen; Springer-Verlag 1982, ISBN 3-540-11545-5","DOI":"10.1007\/978-3-662-07944-7"}],"container-title":["Lecture Notes in Computer Science","Future Parallel Computers"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-18203-9_12.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T20:14:30Z","timestamp":1605644070000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-18203-9_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987]]},"ISBN":["9783540182030","9783540478065"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/3-540-18203-9_12","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1987]]}}}