{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:00:08Z","timestamp":1725663608623},"publisher-location":"Berlin, Heidelberg","reference-count":7,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540194262"},{"type":"electronic","value":"9783540392675"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1988]]},"DOI":"10.1007\/3-540-19426-6_19","type":"book-chapter","created":{"date-parts":[[2012,2,25]],"date-time":"2012-02-25T20:10:27Z","timestamp":1330200627000},"page":"298-312","source":"Crossref","is-referenced-by-count":1,"title":["Test generation for large-scale combinational circuits by using Prolog"],"prefix":"10.1007","author":[{"given":"Yoshihiro","family":"Tohma","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenji","family":"Goto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,5,31]]},"reference":[{"key":"19_CR1","doi-asserted-by":"crossref","unstructured":"M. Fujita, H. Tanaka, and T. Motooka: \"Logic Design Verification by Using Temporal Logic and Prolog\", Technical Report on Design Automation, IPS of Japan, 14-1, October 1982.","DOI":"10.1007\/BF03037426"},{"key":"19_CR2","unstructured":"Juro Kaneda: \"Bilateral Simulation for Logic Circuits Using Design Knowledge\", Proc. Logic Programming Conference, June 1984."},{"key":"19_CR3","unstructured":"P. Varma and Y. Tohma: \"PROTEAN \u2014 A Knowledge-Based Test Generator\", IEEE Custom Integrated Circuits Conference, May 1987."},{"key":"19_CR4","unstructured":"E. B. Eichelberger and T. W. Williams: \"A Logic Design Structure for LSI Testability\", Proc. 14th Design Automation Conference, pp. 462\u2013468, 1977."},{"key":"19_CR5","doi-asserted-by":"crossref","unstructured":"Hideo Fujiwara: \"Logic Testing and Design for Testability\", MIT Press, pp. 57\u201358, 1985.","DOI":"10.7551\/mitpress\/4317.001.0001"},{"key":"19_CR6","unstructured":"Michael R. Genesereth: \"Diagnosis Using Hierarchical Design Method\", AAI-82, 1982."},{"key":"19_CR7","unstructured":"H. Yokomizu and H. Mizoguchi: \"Development of Diagnosing System for Logic Circuits Using Structural Information\", Proc. Logic Programming Conference, 1986."}],"container-title":["Lecture Notes in Computer Science","Logic Programming '87"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-19426-6_19.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T20:17:12Z","timestamp":1605644232000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-19426-6_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1988]]},"ISBN":["9783540194262","9783540392675"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/3-540-19426-6_19","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1988]]}}}