{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:32:16Z","timestamp":1725489136850},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540040293"},{"type":"electronic","value":"9783540357674"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/3-540-35767-x_15","type":"book-chapter","created":{"date-parts":[[2007,8,16]],"date-time":"2007-08-16T03:19:15Z","timestamp":1187234355000},"page":"223-238","source":"Crossref","is-referenced-by-count":1,"title":["Tree Traversal Scheduling: A Global Instruction Scheduling Technique for VLIW\/EPIC Processors"],"prefix":"10.1007","author":[{"given":"Huiyang","family":"Zhou","sequence":"first","affiliation":[]},{"given":"Matthew D.","family":"Jennings","sequence":"additional","affiliation":[]},{"given":"Thomas M.","family":"Conte","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2003,5,13]]},"reference":[{"key":"15_CR1","doi-asserted-by":"crossref","unstructured":"W.A. Havanki, S. Banerjia, and T. M. Conte. \u201cTreegion scheduling for wide-issue processors.\u201d Proc. of the 4 th Symp. on High-Perf. Comp. Arch. (HPCA-4), February 1998.","DOI":"10.1109\/HPCA.1998.650566"},{"key":"15_CR2","doi-asserted-by":"crossref","unstructured":"S. Banerjia, W. A. Havanki, and T. M. Conte. \u201cTreegion scheduling for highly parallel processors.\u201d Proceeding of Euro-Par\u201997, August, 1997.","DOI":"10.1007\/BFb0002855"},{"key":"15_CR3","doi-asserted-by":"crossref","unstructured":"W.W. Hwu, S.A. Mahlke, W. Y. Chen, P. P. Chang, N. J. Warter, R. A. Bringmann, R. G. Ouellette, R. E. Hank, T. Riyohara, G. E. Haab, J. G. Holm, and D. M. Lavery. \u201cThe Superblock: An effective way for VLIW and superblock compilation.\u201d The Journal of Supercomputing, vol. 7, pp. 229\u2013248, January 1993.","DOI":"10.1007\/978-1-4615-3200-2_7"},{"issue":"7","key":"15_CR4","doi-asserted-by":"publisher","first-page":"478","DOI":"10.1109\/TC.1981.1675827","volume":"C-30","author":"J. A. Fisher","year":"1981","unstructured":"J. A. Fisher. \u201cTrace scheduling: A technique for global microcode compaction.\u201d IEEE Trans. Computer, vol. C-30, no. 7, pp. 478\u2013490, July 1981.","journal-title":"IEEE Trans. Computer"},{"key":"15_CR5","unstructured":"J. A. Fisher, \u201cGlobal code generation for instruction level parallelism: Trace Scheduling-2,\u201d Tech. Rep. HPL-93-43, Hewlett-Packard Laboratories, June 1993."},{"key":"15_CR6","unstructured":"B. L. Deitrich and W. W. Hwu. \u201cSpeculative hedge: regulating compile-tim speculation against profile variations.\u201d Proc. 29 th Int\u2019l Symp. Microarchitecture (MICRO29), 1996."},{"key":"15_CR7","unstructured":"V. Kathail, M. S. Schlansker, and B. R. Rau, \u201cHPL PlayDoh architecture specification: version 1.0.\u201d Tech. Rep. HPL-93-80, Hewlett-Packard Laboratories, February 1994."},{"key":"15_CR8","unstructured":"V. Kathail, M. S. Schlansker, and B. R. Rau, \u201cHPL-PD architecture specification: version 1.1.\u201d Tech. Rep. HPL-93-80 (R.1), Hewlett\u2014Packard Laboratories, February 2000."},{"key":"15_CR9","volume-title":"Exploiting instruction level parallelism in the presence of branches","author":"S. A. Mahlke","year":"1996","unstructured":"S. A. Mahlke, \u201cExploiting instruction level parallelism in the presence of branches.\u201d PhD thesis, Dept. of ECE, University of Illinois at Urbana-Champaign, Urbana, IL, 1996."},{"key":"15_CR10","unstructured":"S. A. Mahlke, D. C. Lin, W. Y. Chen, R. E. Hank, and R. A. Bringmann \u201cEffective compiler support for predicated execution using the Hyperblock\u201d Proc. 25 th Ann. Int\u2019l Symp. Microarchitecture (MICRO25), December, 1992."},{"key":"15_CR11","unstructured":"P. Y. T. Hsu and E. S. Davison, \u201cHighly concurrent scalar processing\u201d, Proc. 13 th Ann. Int\u2019l Symp. Computer Architecture (ISCA-13), June 1986."},{"key":"15_CR12","unstructured":"S. M. Moon and K. Ebcio\u011flu. \u201cAn efficient resource-constrained global scheduling technique for superscalar and VLIW processors.\u201d Proc. 25 th Ann. Int\u2019l Symp. Microarchitecture (MICRO25), December, 1992."},{"key":"15_CR13","unstructured":"A. Nicolau. \u201cPercolation scheduling: a parallel compilation technique.\u201d Tech. Rep. TR-85-678, Department of Computer Science, Cornell University, May 1985."},{"key":"15_CR14","unstructured":"The LEGO Compiler. Available for download at http:\/\/www.tinker.ncsu.edu\/LEGO"},{"key":"15_CR15","unstructured":"K. N. Menezes, S. W. Sathaye, and T. M. Conte. \u201cPath Prediction for high issue-rate processors.\u201d Conf. On Parallel Arch. and Compilation Techniques (PACT\u201997), 1997."},{"key":"15_CR16","doi-asserted-by":"crossref","unstructured":"J. Hoogerbrugge. \u201cDynamic branch prediction for a VLIW processor.\u201d Proc. Of the 2000 Conf. On Parallel Architectures and Compilation Techniques (PACT\u201900), October, 2000.","DOI":"10.1109\/PACT.2000.888345"},{"key":"15_CR17","unstructured":"J. Bharadwaj, K. Menezes, and C. McKinsey. \u201cWavefront scheduling: Path based data representation and scheduling of subgraphs.\u201d Proc. 32 nd Ann. Int\u2019l Symp. Microarchitecture (MICRO32), December, 1999."},{"key":"15_CR18","unstructured":"A. V. Aho, R. Sethis, and J. D. Ullman \u201cCompilers Principles, Techniques, and Tools.\u201d Addison-Wesley Publishing Company, March, 1988."},{"key":"15_CR19","unstructured":"T. M. Conte, S. Banerjia, S. Y. Larin, K. N. Menezes, and S. W. Sathaye, \u201cInstruction fetch mechanisms for VLIW architectures with compressed encodings.\u201d Proc. 29 th Ann. Int\u2019l Symp. Microarchitecture (MICRO29), December, 1996."},{"key":"15_CR20","unstructured":"S. Aditya, V. Kathail, and B. R. Rau, \u201cElcor\u2019s machine description system: version 3.0.\u201d Tech. Rep. HPL-98-128 (R.1), Hewlett\u2014Packard Laboratories, October 1998."},{"key":"15_CR21","doi-asserted-by":"crossref","unstructured":"M. S. Schlansker and B. R. Rau. \u201cEPIC: Explicitly Parallel Instruction Comupting.\u201d IEEE Computer, Vol. 33, Issue 2, February 2000.","DOI":"10.1109\/2.820037"},{"key":"15_CR22","volume-title":"The Interaction of Compilation Technology and Computer Architecture","author":"M. D. Smith","year":"1994","unstructured":"M. D. Smith. \u201cArchitectural support for compile-time speculation.\u201d In D. Lilja and P. Birds, editors. The Interaction of Compilation Technology and Computer Architecture. Kluwer Academic Publishers, Boston, 1994."}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-35767-X_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,2]],"date-time":"2019-05-02T00:07:34Z","timestamp":1556755654000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-35767-X_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540040293","9783540357674"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/3-540-35767-x_15","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2003]]}}}