{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T05:10:26Z","timestamp":1737436226124,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540040293"},{"type":"electronic","value":"9783540357674"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/3-540-35767-x_4","type":"book-chapter","created":{"date-parts":[[2007,8,16]],"date-time":"2007-08-16T07:19:15Z","timestamp":1187248755000},"page":"52-70","source":"Crossref","is-referenced-by-count":8,"title":["Bridging the Gap between Compilation and Synthesis in the DEFACTO System"],"prefix":"10.1007","author":[{"given":"Pedro","family":"Diniz","sequence":"first","affiliation":[]},{"given":"Mary","family":"Hall","sequence":"additional","affiliation":[]},{"given":"Joonseok","family":"Park","sequence":"additional","affiliation":[]},{"given":"Byoungro","family":"So","sequence":"additional","affiliation":[]},{"given":"Heidi","family":"Ziegler","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2003,5,13]]},"reference":[{"doi-asserted-by":"crossref","unstructured":"J. Anderson, S. Amarasinghe, and M. Lam, \u201cData and Computation Transformations for Multiprocessors,\u201d in In Proc. of the ACM Symp. on Principles and Practice of Parallel Programming (PPoPP\u201995), Jul. 1995, pp. 19\u201321, ACM Press.","key":"4_CR1","DOI":"10.1145\/209936.209954"},{"unstructured":"Annapolis Micro Systems Inc., \u201cWildStar\u2122 Reconfigurable Computing Engines\u201d. newblock User\u2019s Manual R3.3, 1999.","key":"4_CR2"},{"key":"4_CR3","first-page":"70","volume-title":"Proc. of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM\u201999)","author":"J. Babb","year":"1999","unstructured":"J. Babb, M. Rinard, A. Moritz, W. Lee, M. Frank, R. Barua and S. Amarasinghe, \u201cParallelizing Applications into Silicon\u201d, in Proc. of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM\u201999), IEEE Computer Society Press, Los Alamitos, 1999, pp. 70\u201381."},{"doi-asserted-by":"crossref","unstructured":"R. Barua, W. Lee, S. Amarasinghe, and A. Agarwal, \u201cMemory bank disambiguation using modulo unrolling for Raw machines,\u201d in In Proc. of the ACM\/IEEE Fifth Int\u2019l Conference on High Performance Computing(HIPC), Dec. 1998.","key":"4_CR4","DOI":"10.1109\/HIPC.1998.737991"},{"issue":"3","key":"4_CR5","first-page":"400","volume":"15","author":"S. Carr","year":"1994","unstructured":"S. Carr and K. Kennedy, \u201cImproving the ratio of memory operations to floating-point operations in loops,\u201d ACM Transactions on Programming Languages and Systems, vol. 15, no. 3, pp. 400\u2013462, July 1994.","journal-title":"ACM Transactions on Programming Languages and Systems"},{"doi-asserted-by":"crossref","unstructured":"D. Cronquist, P. Franklin, S. Berg, and C. Ebeling, \u201cSpecifying and compiling applications for RaPiD,\u201d in In Proc. IEEE Symp. on FPGAs for Custom Computing Machines (FCCM\u201998). 1998, pp. 116\u2013125, IEEE Press.","key":"4_CR6","DOI":"10.1109\/FPGA.1998.707889"},{"doi-asserted-by":"crossref","unstructured":"P. Diniz and J. Park, \u201cAutomatic synthesis of data storage and contol structures for FPGA-based computing machines,\u201d in In Proc. IEEE Symp. on FPGAs for Custom Computing Machines (FCCM\u201900). Apr. 2000, pp. 91\u2013100, IEEE Press.","key":"4_CR7","DOI":"10.1109\/FPGA.2000.903396"},{"key":"4_CR8","first-page":"63","volume-title":"Proc. of the IEEE Symp. on FPGAs for Custom Computing Machines (FCCM\u201999)","author":"M. Gokhale","year":"1999","unstructured":"M. Gokhale and J. Stone, \u201cAutomatic Allocation of Arrays to Memories in FPGA Processors with Multiple Memory Banks\u201d. in Proc. of the IEEE Symp. on FPGAs for Custom Computing Machines (FCCM\u201999), IEEE Computer Society Press, Los Alamitos, 1999, pp. 63\u201369."},{"doi-asserted-by":"crossref","unstructured":"M. Gokhale and J. Stone, \u201cNapa-C: Compiling for a hybrid RISC\/FPGA architecture,\u201d in Proc. of the IEEE Symp. on FPGAs for Custom Computing Machines (FCCM\u201998). 1998, pp. 126\u2013135, IEEE Computer Society Press.","key":"4_CR9","DOI":"10.1109\/FPGA.1998.707890"},{"doi-asserted-by":"crossref","unstructured":"S. Goldstein, H. Schmit, M. Moe, M. Budiu, S. Cadambi, R. Taylor, and R. Laufer, \u201cPipeRench: A coprocessor for streaming multimedia acceleration,\u201d in Proc. of 26th Intl. Symp. on Computer Architecture (ISCA\u201999). 1999, pp. 28\u201339, ACM Press.","key":"4_CR10","DOI":"10.1109\/ISCA.1999.765937"},{"doi-asserted-by":"crossref","unstructured":"J. Hauser and J. Wawrzynek, \u201cGarp: A MIPS processor with a reconfigurable coprocessor,\u201d in Proc. of the IEEE Symp. on FPGAs for Custom Computing Machines. 1997, pp. 12\u201321, IEEE Computer Society Press.","key":"4_CR11","DOI":"10.1109\/FPGA.1997.624600"},{"unstructured":"\u201cMentor Graphics Inc.\u201d, \u201cMonet\u2122\u201d User\u2019s Manual R43.","key":"4_CR12"},{"key":"4_CR13","volume-title":"Advanced Compiler Design and Implementation","author":"S. Muchnick","year":"1997","unstructured":"S. Muchnick, Advanced Compiler Design and Implementation, Morgan Kaufmann, San Fransisco, Calif., 1997."},{"doi-asserted-by":"crossref","unstructured":"J. Park and P. Diniz, \u201cSynthesis of memory access controller for streamed data applications for FPGA-based computing engines,\u201d in Proc. of the 14th Intl. Symp. on System Synthesis (ISSS\u20192001). Oct. 2001, IEEE Computer Society Press.","key":"4_CR14","DOI":"10.1145\/500001.500054"},{"unstructured":"\u201cThe Stanford SUIF Compilation System,\u201d Public Domain Software and Documentation.","key":"4_CR15"},{"doi-asserted-by":"crossref","unstructured":"M. Weinhardt and W. Luk, \u201cPipelined vectorization for reconfigurable systems,\u201d in Proc. of the IEEE Symp. on FPGAs for Custom Computing Machines (FCCM\u201999). 1999, pp. 52\u201362, IEEE Computer Society Press.","key":"4_CR16","DOI":"10.1109\/FPGA.1999.803667"},{"doi-asserted-by":"crossref","unstructured":"M. Wolf and M. Lam, \u201cA Loop Transformation Theory and an Algorithm for Maximizing Parallelism\u201d, In IEEE Trans. on Parallel and Distributed Systems, Oct. 1991.","key":"4_CR17","DOI":"10.1109\/71.97902"}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-35767-X_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T11:22:53Z","timestamp":1737372173000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-35767-X_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540040293","9783540357674"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/3-540-35767-x_4","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2003]]}}}