{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:40:55Z","timestamp":1742380855437},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540040293"},{"type":"electronic","value":"9783540357674"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/3-540-35767-x_5","type":"book-chapter","created":{"date-parts":[[2007,8,16]],"date-time":"2007-08-16T07:19:15Z","timestamp":1187248755000},"page":"71-85","source":"Crossref","is-referenced-by-count":2,"title":["Instruction Balance and Its Relation to Program Energy Consumption"],"prefix":"10.1007","author":[{"given":"Tao","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen","family":"Ding","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2003,5,13]]},"reference":[{"key":"5_CR1","doi-asserted-by":"crossref","unstructured":"D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level analysis and optimization. In Proceedings of the 27th International Symposium on Computer Architecture, Vancouver, BC, 2000.","DOI":"10.1145\/339647.339657"},{"issue":"2\u20133","key":"5_CR2","doi-asserted-by":"publisher","first-page":"203","DOI":"10.1007\/BF01130406","volume":"13","author":"T. Burd","year":"1996","unstructured":"T. Burd and R. Brodersen. Processor design for portable systems. Journal of LSI Signal Processing, 13(2\u20133):203\u2013222, 1996.","journal-title":"Journal of LSI Signal Processing"},{"issue":"4","key":"5_CR3","doi-asserted-by":"publisher","first-page":"334","DOI":"10.1016\/0743-7315(88)90002-0","volume":"5","author":"D. Callahan","year":"1988","unstructured":"D. Callahan, J. Cocke, and K. Kennedy. Estimating interlock and improving balance for pipelined machines. Journal of Parallel and Distributed Computing, 5(4):334\u2013358, August 1988.","journal-title":"Journal of Parallel and Distributed Computing"},{"issue":"6","key":"5_CR4","doi-asserted-by":"publisher","first-page":"1768","DOI":"10.1145\/197320.197366","volume":"16","author":"S. Carr","year":"1994","unstructured":"S. Carr and K. Kennedy. Improving the ratio of memory operations to floating-point operations in loops. ACM Transactions on Programming Languages and Systems, 16(6):1768\u20131810, 1994.","journal-title":"ACM Transactions on Programming Languages and Systems"},{"key":"5_CR5","unstructured":"A. M. Despain and C. Su. Cache designs for energy efficiency. In Proceedings of 28th Hawaii International Conference on System Science, 1995."},{"key":"5_CR6","unstructured":"C. Ding and K. Kennedy. Memory bandwidth bottleneck and its amelioration by a compiler. In Proceedings of 2000 International Parallel and Distribute Processing Symposium (IPDPS), Cancun, Mexico, May 2000."},{"key":"5_CR7","unstructured":"C. Ding and K. Kennedy. Improving effective bandwidth through compiler enhancement of global cache reuse. In Proceedings of International Parallel and Distributed Processing Symposium, San Francisco, CA, 2001. http:\/\/www.ipdps.org ."},{"key":"5_CR8","unstructured":"F. Douglis, R. Caceres, B. Marsh, F. Kaashoek, K. Li, and J. Tauber. Storage alternatives for mobile computers. In Proceedings of the first symposium on operating system design and implementation, Monterey, CA, 1994."},{"key":"5_CR9","doi-asserted-by":"crossref","unstructured":"S. Gary et al. PowerPC 603, a microprocessor for portable computers. In IEEE Design and Test of Computers, pages 14\u201323, 1994.","DOI":"10.1109\/54.329447"},{"key":"5_CR10","doi-asserted-by":"crossref","unstructured":"C.-H. Hsu, U. Kremer, and M. Hsiao. Compiler-directed dynamic frequency and voltage scaling. In Workshop on Power-Aware Computer Systems, Cambridge, MA, 2000.","DOI":"10.1007\/3-540-44572-2_6"},{"key":"5_CR11","doi-asserted-by":"crossref","unstructured":"A. R. Lebeck, X. Fan, H. Zeng, and C. Ellis. Power aware page allocation. In Proceedings of the 9th international conference on architectural support for programming languages and operating systems, Cambridge, MA, 2000.","DOI":"10.1145\/378993.379007"},{"key":"5_CR12","doi-asserted-by":"crossref","unstructured":"J. T. Russell and M. F. Jacome. Software power estimation and optimization for high performance, 32-bit embedded processors. In Proceedings of International Conference on Computer Design, Austin, Texas, 1998.","DOI":"10.1109\/ICCD.1998.727070"},{"key":"5_CR13","unstructured":"G. Semeraro, M. Grigorios, R. Balasubramonian, D. H. Albonesi, S. Dwarkadas, and M. L. Scott. Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling. Submitted for publication, 2001."},{"key":"5_CR14","doi-asserted-by":"crossref","unstructured":"A. Srivastava and A. Eustace. ATOM: A system for building customized program analysis tools. In Proceedings of ACM SIGPLAN Conference on Programming Language Design and Implementation, Orlando Florida, June 1994.","DOI":"10.1145\/178243.178260"},{"key":"5_CR15","unstructured":"C. Su, C. Tsui, and A. M. Despain. Low power architecture design and compilation techniques for high-performance processors. In Proceedings of the IEEE COMPCON, pages 489\u2013498, 1994."},{"key":"5_CR16","doi-asserted-by":"crossref","unstructured":"V. Tiwari, S. Maik, and A. Wolfe. Power analysis of embedded software: a first step towards software power minimization. IEEE Transaction on VLSI Systems, 1994.","DOI":"10.1109\/92.335012"},{"issue":"2","key":"5_CR17","first-page":"1","volume":"13","author":"V. Tiwari","year":"1996","unstructured":"V. Tiwari, S. Maik, A. Wolfe, and M. Lee. Instruction level power analysis and optimization of software. Journal of VLSI Signal Processing, 13(2):1\u201318, 1996.","journal-title":"Journal of VLSI Signal Processing"},{"key":"5_CR18","doi-asserted-by":"crossref","unstructured":"N. Vijaykrishnan, M. Kandemir, M. J. Irwin, H. S. Kim, and W. Ye. Energy-driven integrated hardware-software optimizations using SimplePower. In Proceedings of the 27th International Symposium on Computer Architecture, Vancouver, BC, 2000.","DOI":"10.1145\/339647.339659"},{"key":"5_CR19","series-title":"Technical Report CAPSL Technical Memo","volume-title":"Maximizing pipelined functional unit usage for minimum power software pipelining","author":"H. Yang","year":"2001","unstructured":"H. Yang, G. R. Gao, and G. Cai. Maximizing pipelined functional unit usage for minimum power software pipelining. Technical Report CAPSL Technical Memo 41, University of Delaware, Newark, Delaware, September 2001."}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-35767-X_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,2]],"date-time":"2019-05-02T04:07:28Z","timestamp":1556770048000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-35767-X_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540040293","9783540357674"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/3-540-35767-x_5","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2003]]}}}