{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T16:18:41Z","timestamp":1769185121405,"version":"3.49.0"},"publisher-location":"Berlin, Heidelberg","reference-count":23,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540040293","type":"print"},{"value":"9783540357674","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/3-540-35767-x_6","type":"book-chapter","created":{"date-parts":[[2007,8,16]],"date-time":"2007-08-16T07:19:15Z","timestamp":1187248755000},"page":"86-99","source":"Crossref","is-referenced-by-count":3,"title":["Dynamic Voltage and Frequency Scaling for Scientific Applications"],"prefix":"10.1007","author":[{"given":"Chung-Hsing","family":"Hsu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ulrich","family":"Kremer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2003,5,13]]},"reference":[{"key":"6_CR1","doi-asserted-by":"crossref","unstructured":"D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In 27th International Symposium on Computer Architecture (ISCA), June 2000.","DOI":"10.1145\/339647.339657"},{"key":"6_CR2","doi-asserted-by":"crossref","unstructured":"T. Burd and R. Brodersen. Design issues for dynamic voltage scaling. In Proceedings of 2000 International Symposium on Low Power Electronics and Design (ISLPED\u201900), July 2000.","DOI":"10.1145\/344166.344181"},{"key":"6_CR3","unstructured":"B. Childers, H. Tang, and R. Melhem. Adapting processor supply voltage to instruction-level parallelism. In Kool Chips 2000 Workshop, December 2000."},{"key":"6_CR4","doi-asserted-by":"crossref","unstructured":"R. Desikan, D. Burger, and S. Keckler. Measuring experimental error in microprocessor simulation. In the 28th Annual International Symposium on Computer Architecture (ISCA\u201901), July 2001.","DOI":"10.1145\/379240.565338"},{"key":"6_CR5","doi-asserted-by":"crossref","unstructured":"C. Ding and K. Kennedy. Improving effective bandwidth through compiler enhancement of global cache reuse. In Proceedings of International Parallel and Distributed Processing Symposium, April 2001.","DOI":"10.1109\/IPDPS.2001.924975"},{"key":"6_CR6","unstructured":"S. Ghiasi, J. Casmira, and D. Grunwald. Using IPC variation in workloads with externally specified rates to reduce power consumption. In Workshop on Complexity Effective Design, June 2000."},{"key":"6_CR7","unstructured":"D. Grunwald, P. Levis, K. Farkas, C. Morrey III, and M. Neufeld. Policies for dynamic clock scheduling. In Proceedings of the 4th Symposium on Operating System Design and Implementation (OSDI-2000), October 2000."},{"key":"6_CR8","doi-asserted-by":"crossref","unstructured":"C.-H. Hsu, U. Kremer, and M. Hsiao. Compiler-directed dynamic frequency and voltage scheduling. In Workshop on Power-Aware Computer Systems (PACS), November 2000.","DOI":"10.1007\/3-540-44572-2_6"},{"key":"6_CR9","doi-asserted-by":"crossref","unstructured":"C.-H. Hsu, U. Kremer, and M. Hsiao. Compiler-directed dynamic voltage\/frequency scheduling for energy reduction in microprocessors. In Proceedings of the International Symposium on Low-Power Electronics and Design (ISLPED\u201901), August 2001.","DOI":"10.1145\/383082.383165"},{"key":"6_CR10","unstructured":"M. Jimenez. Private communication."},{"key":"6_CR11","doi-asserted-by":"crossref","unstructured":"M. Jimenez, J.M. Llaberia, A. Fernandez, and E. Morancho. A general algorithm for tiling the register level. In Proceedings of the 12th ACM International Conference on Supercomputing, July 1998.","DOI":"10.1145\/277830.277859"},{"key":"6_CR12","doi-asserted-by":"crossref","unstructured":"M. Kandemir, N. Vijaykrishnan, M.J. Irwin, and H.S. Kim. Experimental evaluation of energy behavior of iteration space tiling. In International Workshop on Languages and Compilers for Parallel Computing (LCPC), August 2000.","DOI":"10.1007\/3-540-45574-4_10"},{"key":"6_CR13","doi-asserted-by":"crossref","unstructured":"M. Kandemir, N. Vijaykrishnan, M.J. Irwin, and W. Ye. Influence of compiler optimizations on system power. In Design Automation Conference (DAC), June 2000.","DOI":"10.1145\/337292.337425"},{"key":"6_CR14","unstructured":"W.-F. Lin, S. K. Reinhardt, and D. Burger. Reducing DRAM latencies with an integrated memory hierarchy design. In Proc. 7th Int\u2019l Symp. on High-Performance Computer Architecture (HPCA), January 2001."},{"key":"6_CR15","unstructured":"D. Marculescu. On the use of microarchitecture-driven dynamic voltage scaling. In Workshop on Complexity-Effective Design, June 2000."},{"key":"6_CR16","doi-asserted-by":"crossref","unstructured":"D. Marculescu. Profile-driven code execution for low power dissipation. In Proceedings of International Symposium on Low Power Electronics and Design (ISLPED), July 2000.","DOI":"10.1145\/344166.344619"},{"key":"6_CR17","unstructured":"D. Moss\u00e9, H. Aydin, B. Childers, and R. Melhem. Compiler-assisted dynamic power-aware scheduling for real-time applications. In Workshop on Compiler and Operating Systems for Low Power (COLP\u201900), October 2000."},{"key":"6_CR18","unstructured":"S. Muchnick. Advanced Compiler Design and Implementation. Morgan Kaufmann Publishers, Inc., 1997."},{"key":"6_CR19","doi-asserted-by":"crossref","unstructured":"J. Pouwelse, K. Langendoen, and H. Sips. Dynamic voltage scaling on a low-power microprocessor. In Proceedings of the 7th Annual International Conference on Mobile Computing and Networking, July 2001.","DOI":"10.1145\/381677.381701"},{"key":"6_CR20","series-title":"Technical Report","volume-title":"Time varying behavior of programs","author":"T. Sherwood","year":"1999","unstructured":"T. Sherwood and B. Calder. Time varying behavior of programs. Technical Report UCSD-CS99-630, Department of Computer Science and Engineering, University of California, San Diego, August 1999."},{"key":"6_CR21","unstructured":"D. Shin, J. Kim, and S. Lee. Intra-task voltage scheduling for low-energy hard real-time applications. In To appear in IEEE Design and Test of Computers, March 2001."},{"key":"6_CR22","doi-asserted-by":"crossref","unstructured":"Y. Song and Z. Li. New tiling techniques to improve cache temporal locality. In Proceedings of the ACM SIGPLAN\u201999 Conference on Programming Language Design and Implementation (PLDI\u201999), pages 215\u2013228, May 1999.","DOI":"10.1145\/301618.301668"},{"key":"6_CR23","doi-asserted-by":"crossref","unstructured":"M. Valluri and L. John. Is compiling for performance == compiling for power? In The 5th Annual Workshop on Interaction between Compilers and Computer Architectures (INTERACT-5), January 2001.","DOI":"10.1007\/978-1-4757-3337-2_6"}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-35767-X_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,2]],"date-time":"2019-05-02T04:07:10Z","timestamp":1556770030000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-35767-X_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540040293","9783540357674"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/3-540-35767-x_6","relation":{},"ISSN":["0302-9743"],"issn-type":[{"value":"0302-9743","type":"print"}],"subject":[],"published":{"date-parts":[[2003]]}}}