{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:48:07Z","timestamp":1725551287761},"publisher-location":"Berlin, Heidelberg","reference-count":23,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540000129"},{"type":"electronic","value":"9783540360803"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-36080-8_17","type":"book-chapter","created":{"date-parts":[[2010,3,29]],"date-time":"2010-03-29T21:55:19Z","timestamp":1269899719000},"page":"172-190","source":"Crossref","is-referenced-by-count":2,"title":["A Methodology for Dependability Evaluation of the Time-Triggered Architecture Using Software Implemented Fault Injection"],"prefix":"10.1007","author":[{"given":"Astrit","family":"Ademaj","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,11,8]]},"reference":[{"key":"17_CR1","volume-title":"Technical Report 40\/2001","author":"A. Ademaj","year":"2001","unstructured":"A. Ademaj. SOS Failures in the TTA Bus Topology. Technical Report 40\/2001, Vienna University of Technology, Real-Time Systems Group, Vienna, Austria, 2001."},{"key":"17_CR2","volume-title":"Technical Report 44\/2001","author":"A. Ademaj","year":"2001","unstructured":"A. Ademaj and G. Bauer. A Note on the Implementation of the Clock Synchronization Algorithm. Technical Report 44\/2001, Vienna University of Technology, Real-Time Systems Group, Vienna, Austria, 2001."},{"key":"17_CR3","doi-asserted-by":"crossref","unstructured":"Buchner at al. Characterization Of Single-Event Upsets In A Flash Analog-To-Digital Converter (AD9058). Transactions on Nuclear Science,, 47(6), Dec 2000.","DOI":"10.1109\/23.903777"},{"key":"17_CR4","volume-title":"Research Report 20\/2002","author":"G. Bauer","year":"2002","unstructured":"G. Bauer, H. Kopetz, and W. Steiner. The Central Guardian Approach to Enforce Fault Isolation in a Time-Triggered System. Research Report 20\/2002, Vienna University of Technology, Real-Time Systems Group, Vienna, Austria, 2002."},{"key":"17_CR5","doi-asserted-by":"crossref","unstructured":"Dodd et al. Single-Event Upset And Snapback In Silicon-On-Insulator Devices and Integrated Circuits. IEEE Transactions on Nuclear Science, 47(6), Dec 2000.","DOI":"10.1109\/23.903749"},{"key":"17_CR6","doi-asserted-by":"crossref","unstructured":"E. Fuchs. An Evaluation of the Error Detection Mechanisms in MARS using Software-Implemented Fault Injection. In Second European Dependable Computing Conference (EDCC-2), Taormina, Italy, October 1996.","DOI":"10.1007\/3-540-61772-8_31"},{"key":"17_CR7","doi-asserted-by":"crossref","unstructured":"N. A. Kanawati G. A. Kanawati and J. A. Abraham. FERRARI: A Tool for the Validation of System Dependability Properties. In Proc. 22rh Symp. on Fault-Tolerant Computing (FTCS-22), Boston, Massachusetts, 1992.","DOI":"10.1109\/FTCS.1992.243567"},{"key":"17_CR8","doi-asserted-by":"crossref","unstructured":"Z. Segall J. Barton, E. Czeck and D. Siewiorek. Fault Injection Experiments using FIAT. In Transactions on Comp, volume 39, 1990.","DOI":"10.1109\/12.54853"},{"key":"17_CR9","doi-asserted-by":"crossref","unstructured":"M. Z. Rela J. C. Cunha and J. G. Silva. Can Software Implemented Fault-Injection be Used on Real-Time Systems? In Proc. 3rd European Dependable Computing Conference (EDCC-3), pages 209\u2013226, Prague, Czech Republic, 1999.","DOI":"10.1007\/3-540-48254-7_15"},{"key":"17_CR10","doi-asserted-by":"crossref","unstructured":"H. Madeira J. Carreira and J. G. Silva. Xception: Software Fault Injection and Monitoring in Processor Functional Units. In IEEE Transactions on Software Engineering, volume 24 of 2, Feb 1998.","DOI":"10.1109\/32.666826"},{"key":"17_CR11","unstructured":"J. Arlat Y. Crouzet G. Leber J. Karlsson, P. Folkesson and J. Reisinger. Application of Three Physical Fault Injection Techniques to the Experimental Assessment of the MARS Architecture. Proc. 5th IFIP Working Conf. on Dependable Computing for Critical Applications, DCCA-5, Urbana-Champaign, IL, USA, September 1995."},{"key":"17_CR12","unstructured":"H. Kopetz. TTP\/C Protocol-Version 0.5. TTTech Computertechnik AG. Available at http:\/\/www.ttpforum.org ."},{"key":"17_CR13","volume-title":"Technical Report 10\/2001","author":"H. Kopetz","year":"2001","unstructured":"H. Kopetz. A Comparison of TTP\/C and FlexRay. Technical Report 10\/2001, Vienna University of Technology, Real-Time Systems Group, Vienna, Austria, 2001."},{"issue":"2","key":"17_CR14","doi-asserted-by":"publisher","first-page":"228","DOI":"10.1145\/322186.322188","volume":"27","author":"R. Shostak","year":"1980","unstructured":"R. Shostak M. Pease and L. Lamport. Reaching Agreement in the Presence of Faults. Journal of ACM, (27(2)):228\u2013234, 1980.","journal-title":"Journal of ACM"},{"key":"17_CR15","unstructured":"NASA-JPL. Single Upset Event-Galileo Project http:\/\/www.jpl.nasa.gov\/galileo\/messenger\/oldmess\/SEU.html ."},{"key":"17_CR16","doi-asserted-by":"crossref","unstructured":"J. Rushby. Bus Architectures For Safety-Critical Embedded Systems. EMSOFT 2001: First Workshop on Embedded Software, 47(6), Ocrober 2001.","DOI":"10.1007\/3-540-45449-7_22"},{"key":"17_CR17","doi-asserted-by":"crossref","unstructured":"Beth Schroeder. On-line Monitoring: A Tutorial. IEEE Computer Magazine, (28), June 1995.","DOI":"10.1109\/2.386988"},{"key":"17_CR18","unstructured":"TTP\/C-C1 Communications Controller Data Sheet. TTTech Computertechnik AG. Available at http:\/\/www.ttech.com ."},{"key":"17_CR19","unstructured":"TTP\/C-C2 Communications Controller Data Sheet. TTTech Computertechnik AG. Available at http:\/\/www.ttech.com ."},{"issue":"3","key":"17_CR20","doi-asserted-by":"publisher","first-page":"81","DOI":"10.1109\/54.785840","volume":"16","author":"A. Steininger","year":"1999","unstructured":"A. Steininger and C. Temple. Economic Online Self-Test In The Time-Triggered Architecture. IEEE Design & Test of Computers, 16(3):81\u201389, 1999.","journal-title":"IEEE Design & Test of Computers"},{"key":"17_CR21","doi-asserted-by":"crossref","unstructured":"C. Temple. Avoiding The Babbling-Idiot Failure In A Time-Triggered Communication System. In 28th Annual International Symposium on Fault-Tolerant Computing, volume FTCS-28, 1998.","DOI":"10.1109\/FTCS.1998.689473"},{"key":"17_CR22","unstructured":"Time-Triggered Architecture. http:\/\/www.vmars.tuwien.ac.at\/projects\/tta\/ ."},{"key":"17_CR23","doi-asserted-by":"crossref","unstructured":"Ravishankar K. Iyer Wei-Lun Kao and Dong Tang. FINE: A Fault Injection and Monitoring Environment for Tracing the UNIX System Behavior under Faults. In Dependable IEEE Transactions on Software Engineering, volume 19, Nov 1993.","DOI":"10.1109\/32.256857"}],"container-title":["Lecture Notes in Computer Science","Dependable Computing EDCC-4"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-36080-8_17","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,6,3]],"date-time":"2020-06-03T10:33:57Z","timestamp":1591180437000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-36080-8_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540000129","9783540360803"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/3-540-36080-8_17","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}