{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:35:03Z","timestamp":1725485703958},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540003038"},{"type":"electronic","value":"9783540362654"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-36265-7_12","type":"book-chapter","created":{"date-parts":[[2007,6,9]],"date-time":"2007-06-09T19:05:25Z","timestamp":1181415925000},"page":"124-134","source":"Crossref","is-referenced-by-count":0,"title":["Low-Power High-Performance Adaptive Computing Architectures for Multimedia Processing"],"prefix":"10.1007","author":[{"given":"Rama","family":"Sangireddy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huesung","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arun K.","family":"Somani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,12,18]]},"reference":[{"issue":"4","key":"12_CR1","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1109\/2.839320","volume":"33 Issue","author":"A. DeHon","year":"2000","unstructured":"A. DeHon, \u201cThe Density Advantage of Configurable Computing\u201d, IEEE Computer, Volume: 33, Issue: 4, April 2000, pp. 41\u201349 124","journal-title":"IEEE Computer"},{"issue":"4","key":"12_CR2","first-page":"509","volume":"9 Issue","author":"H. Kim","year":"2001","unstructured":"H. Kim, A.K. Somani, and A. Tyagi, \u201cA Reconfigurable Multifunction Computing Cache Architecture\u201d, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 9, Issue:4, August 2001, pp. 509\u2013523. 125, 126","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"12_CR3","unstructured":"Huesung Kim, \u201cTowards Adaptive Balanced Computing (ABC) Using Reconfigurable Functional Caches (RFCs)\u201d, Ph. D. Dissertation, Dept. of Electrical and Computer Engineering, Iowa State University, July 2001. Available at: \n                    http:\/\/ecpe.ee.iastate.edu\/dcnl\/dissertation\/HuesungKim.pdf\n                    \n                   125, 126, 127, 129, 130"},{"issue":"8","key":"12_CR4","doi-asserted-by":"publisher","first-page":"1147","DOI":"10.1109\/4.148323","volume":"27","author":"T. Wada","year":"1992","unstructured":"Tomohisa Wada, Suresh Rajan, and Steven A. Przybylski, \u201cAn Analytical Access Time Model for On-Chip Cache Memories\u201d, IEEE Journal of Solid-State Circuits, Vol. 27, No. 8, August 1992, pp. 1147\u20131156. 126","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"12_CR5","unstructured":"S.E. Wilton and N.P. Jouppi, \u201cAn Enhanced Access and Cycle Time Model for On-chip Caches\u201d, DEC WRL Research 93\/5, July 1994. 126, 128"},{"key":"12_CR6","unstructured":"P. Shivakumar and N.P. Jouppi, \u201cCACTI3.0: An Integrated Cache Timing, Power, and Area Power Model\u201d, DEC WRL Research 2001\/2, August 2001. 126, 128"},{"key":"12_CR7","doi-asserted-by":"crossref","unstructured":"Chunho Lee, M. Potkonjak and W. H. Mangione-Smith, \u201cMediaBench: a tool for evaluating and synthesizing multimedia and communications systems\u201d, Proc. Thirtieth Annual IEEE\/ACM International Symposium on Microarchitecture, 1997, pp. 330\u2013335. 127","DOI":"10.1109\/MICRO.1997.645830"},{"key":"12_CR8","series-title":"Computer Sciences Department Technical report","volume-title":"The SimpleScalar Tool Set, Version 2.0","author":"D. Burger","year":"1997","unstructured":"Doug Burger and Todd M. Austin, \u201cThe SimpleScalar Tool Set, Version 2.0\u201d, Computer Sciences Department Technical report # 1342, University of Wisconsin-Madison, June 1997. 129"},{"key":"12_CR9","doi-asserted-by":"crossref","unstructured":"D. Brooks, V. Tiwari, and M. Martonosi, \u201cWattch: AF ramework for Architectural-Level Power Analysis and Optimizations\u201d, Proc. 27th International Symposium on Computer Architecture, 2000, pp. 83\u201394. 131","DOI":"10.1145\/339647.339657"},{"key":"12_CR10","doi-asserted-by":"crossref","unstructured":"R. Joseph and M. Martonosi, \u201cRun-Time Power Estimation in High Performance Microprocessors\u201d, Proc. International Symposium on Low Power Electronics and Design, 2001, pp. 135\u2013140. 131","DOI":"10.1145\/383082.383119"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing \u2014 HiPC 2002"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-36265-7_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,17]],"date-time":"2019-02-17T08:08:01Z","timestamp":1550390881000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-36265-7_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540003038","9783540362654"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/3-540-36265-7_12","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}