{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:34:41Z","timestamp":1725485681045},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540003038"},{"type":"electronic","value":"9783540362654"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-36265-7_59","type":"book-chapter","created":{"date-parts":[[2007,6,9]],"date-time":"2007-06-09T15:05:25Z","timestamp":1181401525000},"page":"630-639","source":"Crossref","is-referenced-by-count":1,"title":["Efficient Decomposition Techniques for FPGAs"],"prefix":"10.1007","author":[{"given":"Seok-Bum","family":"Ko","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jien-Chung","family":"Lo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,12,18]]},"reference":[{"key":"59_CR1","doi-asserted-by":"crossref","unstructured":"R. Cuddapah and M. Corba, Reconfigurable Logic for Fault Tolerance, Springer-Verlag, 1995. 630","DOI":"10.1007\/3-540-60294-1_132"},{"issue":"1","key":"59_CR2","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1109\/12.656073","volume":"47","author":"F. Hanchek","year":"1998","unstructured":"F. Hanchek and S. Dutt, \u201cMethodologies for Tolerating Logic and Interconnect Faults in FPGAs,\u201d IEEE Trans. on Computers, Vol. 47, No. 1, pp. 15\u201333, Jan. 1998. 630","journal-title":"IEEE Trans. on Computers"},{"issue":"6","key":"59_CR3","doi-asserted-by":"publisher","first-page":"276","DOI":"10.1109\/92.678888","volume":"47","author":"W.K. Huang","year":"1998","unstructured":"W.K. Huang, F. J. Meyer, X. Chen, and F. Lombardi, \u201cTesting Configurable LUT-BasedFPGAs,\u201d IEEE Trans. on VLSI Systems, Vol. 47, No. 6, pp. 276\u2013283, June 1998. 630","journal-title":"IEEE Trans. on VLSI Systems"},{"key":"59_CR4","doi-asserted-by":"crossref","unstructured":"M. Abramovici, C. Stroud, S. Wijesuriya, C. Hamilton, and V. Verma, \u201cUsing Roving STARs for On-Line and Diagnosis of FPGAs in Fault-Tolerant Applications,\u201d Proc. ITC, pp. 973\u2013982, Oct. 1999. 631","DOI":"10.1109\/TEST.1999.805830"},{"key":"59_CR5","unstructured":"Xilinx Inc., http:\/\/www.xilinx.com . 631"},{"issue":"7","key":"59_CR6","doi-asserted-by":"publisher","first-page":"783","DOI":"10.1109\/43.644041","volume":"16","author":"N.A. Touba","year":"1997","unstructured":"N.A. Touba, and E. J. McCluskey, \u201cLogic Synthesis of Multilevel Circuits with Concurrent Error Detection,\u201d IEEE Transactions on Computer-Aided Design, Vol. 16, No. 7, pp. 783\u2013789, Jul. 1997. 631, 632","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"59_CR7","doi-asserted-by":"crossref","unstructured":"C. Bolchini, F. Salice and D. Sciuto, \u201cA Novel methodology for Designing TSC Networks basedon the Parity Bit Code,\u201d Proc. European Design and Test Conf., pp. 440\u2013444, March 1997. 631, 632","DOI":"10.1109\/EDTC.1997.582397"},{"key":"59_CR8","unstructured":"J.C. Lo, M. Kitakami and E. Fujiwara, \u201cReliable Logic Circuits using Byte Error Control Codes,\u201d Proc. Int\u2019l Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 286\u2013294, October 1996. 632"},{"key":"59_CR9","unstructured":"T. Sasao, \u201cLogic Synthesis and Optimization,\u201d Kluwer Academic Publishers, 1998 633"},{"issue":"2","key":"59_CR10","doi-asserted-by":"publisher","first-page":"262","DOI":"10.1109\/12.45212","volume":"32","author":"T. Sasao","year":"1990","unstructured":"T. Sasao and P. Besslich, \u201cOn the complexity of MOD-2 Sum PLAs,\u201d IEEE Transactions on Computers, Vol. 32, No. 2, pp. 262\u2013266, Feb. 1990. 633","journal-title":"IEEE Transactions on Computers"},{"key":"59_CR11","doi-asserted-by":"publisher","first-page":"671","DOI":"10.1109\/PGEC.1967.264776","volume":"EC-16","author":"S. Even","year":"1967","unstructured":"S. Even, I. Kohavi and A. Paz, \u201cOn minimal modulo-2 sums of products for switching functions,\u201d IEEE Transactions on Electronic Computers, EC-16:671\u2013674, Oct. 1967. 633, 636","journal-title":"IEEE Transactions on Electronic Computers"},{"key":"59_CR12","unstructured":"Xinlinx Inc., Xilinx Data Book: XC4000E andX C4000X Series, May 1999. 634, 636"},{"issue":"2","key":"59_CR13","doi-asserted-by":"publisher","first-page":"145","DOI":"10.1145\/233539.233540","volume":"1","author":"J. Cong","year":"1996","unstructured":"J. Cong and Y. Ding, \u201cCombinational Logic Synthesis for LUT Based FieldProgrammable Gate Arrays,\u201d ACM Transactions on Design Automation of Electronic Systems, Vol. 1, No. 2, pp. 145\u2013204, April 1996. 634","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"59_CR14","doi-asserted-by":"crossref","unstructured":"J. Cong and Y.-Y. Hwang, \u201cBoolean Matching for Complex PLBs in LUT-based FPGAs with Application to Architecture Evaluation,\u201d Proc. ACM 6th Int\u2019l Symposium on FPGA, pp. 27\u201334, Feb. 1998. 636","DOI":"10.1145\/275107.275116"},{"key":"59_CR15","unstructured":"M. Helliwell, and M. Perkowski, \u201cA Fast Algorithm to Minimize Multi-Output Mixed-Polarity Generalized Reed-Muller Forms,\u201d Proc. ACM\/IEEE Design Automation Conf., pp. 427\u2013432, 1988. 636"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing \u2014 HiPC 2002"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-36265-7_59","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,28]],"date-time":"2019-04-28T20:08:27Z","timestamp":1556482107000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-36265-7_59"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540003038","9783540362654"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/3-540-36265-7_59","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}