{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:34:37Z","timestamp":1725485677931},"publisher-location":"Berlin, Heidelberg","reference-count":34,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540003038"},{"type":"electronic","value":"9783540362654"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-36265-7_61","type":"book-chapter","created":{"date-parts":[[2007,6,9]],"date-time":"2007-06-09T19:05:25Z","timestamp":1181415925000},"page":"647-662","source":"Crossref","is-referenced-by-count":1,"title":["Memory Architectures for Embedded Systems-On-Chip"],"prefix":"10.1007","author":[{"given":"Preeti","family":"Ranjan Panda","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikil D.","family":"Dutt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,12,18]]},"reference":[{"key":"61_CR1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5107-2","volume-title":"Memory Issues in Embedded Systems-On-Chip: Optimizations and Exploration","author":"P.R. Panda","year":"1999","unstructured":"Panda, P.R., Dutt, N.D., Nicolau, A.: Memory Issues in Embedded Systems-On-Chip: Optimizations and Exploration. Kluwer Academic Publishers, Norwell, MA (1999) 648, 649, 655"},{"key":"61_CR2","volume-title":"Computer Architecture\u2014A Quantitative Approach","author":"J. L. Hennessy","year":"1994","unstructured":"Hennessy, J. L., Patterson, D.A.: Computer Architecture\u2014A Quantitative Approach. Morgan Kaufman, San Francisco, CA (1994) 648, 649"},{"key":"61_CR3","doi-asserted-by":"crossref","unstructured":"Cuppu, V., Jacob, B. L., Davis, B., Mudge, T. N.: A performance comparison of contemporary dram architectures. In: International Symposium on Computer Architecture, Atlanta, GA (1999) 222\u2013233 648, 653","DOI":"10.1109\/ISCA.1999.765953"},{"key":"61_CR4","doi-asserted-by":"crossref","unstructured":"Lam, M., Rothberg, E., Wolf, M. E.: The cache performance and optimizations of blocked algorithms. In: Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems. (1991) 63\u201374 648","DOI":"10.1145\/106972.106981"},{"key":"61_CR5","doi-asserted-by":"publisher","first-page":"142","DOI":"10.1109\/12.752655","volume":"48","author":"P.R. Panda","year":"1999","unstructured":"Panda, P.R., Nakamura, H., Dutt, N.D., Nicolau, A.: Augmenting loop tiling with data alignment for improved cache performance. IEEE Transactions on Computers 48 (1999) 142\u2013149 648","journal-title":"IEEE Transactions on Computers"},{"key":"61_CR6","doi-asserted-by":"publisher","first-page":"682","DOI":"10.1145\/348019.348570","volume":"5","author":"P.R. Panda","year":"2000","unstructured":"Panda, P.R., Dutt, N.D., Nicolau, A.: On-chip vs. off.-chip memory: The data partitioning problem in embedded processor-based systems. ACM Transactions on Design Automation of Electronic Systems 5 (2000) 682\u2013704 649, 650","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"61_CR7","unstructured":"LSI Logic Corporation Milpitas, CA: CW33000 MIPS Embedded Processor User\u2019s Manual. (1992) 649"},{"key":"61_CR8","doi-asserted-by":"crossref","unstructured":"Kandemir, M.T., Ramanujam, J., Irwin, M. J., Vijaykrishnan, N., Kadayif, I., Parikh, A.: Dynamic management of scratch-pad memory space. In: Design Automation Conference, Las Vegas, NV (2001) 690\u2013695 651","DOI":"10.1145\/378239.379049"},{"key":"61_CR9","unstructured":"Jouppi, N.P.: Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In: International Symposium on Computer Architecture, Seattle, WA (1990) 364\u2013373 651"},{"key":"61_CR10","doi-asserted-by":"publisher","first-page":"417","DOI":"10.1109\/92.645068","volume":"5","author":"R. S. Bajwa","year":"1997","unstructured":"Bajwa, R. S., Hiraki, M., Kojima, H., Gorny, D. J., Nitta, K., Shridhar, A., Seki, K., Sasaki, K.: Instruction buffering to reduce power in processors for signal processing. IEEE Transactions on VLSI Systems 5 (1997) 417\u2013424 651","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"61_CR11","doi-asserted-by":"publisher","first-page":"317","DOI":"10.1109\/92.845897","volume":"8","author":"N. Bellas","year":"2000","unstructured":"Bellas, N., Hajj, I.N., Polychronopoulos, C.D., Stamoulis, G.: Architectural and compiler techniques for energy reduction in high-performance microprocessors. IEEE Transactions on VLSI Systems 8 (2000) 317\u2013326 651","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"61_CR12","doi-asserted-by":"crossref","unstructured":"Steinke, S., Wehmeyer, L., Lee, B. S., Marwedel, P.: Assigning program and data objects to scratchpad for energy reduction. In: Design, Automation & Test in Europe, Paris, France (2002) 651","DOI":"10.1109\/DATE.2002.998306"},{"key":"61_CR13","doi-asserted-by":"publisher","first-page":"96","DOI":"10.1109\/43.681260","volume":"17","author":"P.R. Panda","year":"1998","unstructured":"Panda, P.R., Dutt, N.D., Nicolau, A.: Incorporating DRAM access modes into high-level synthesis. IEEE Transactions on Computer Aided Design 17 (1998) 96\u2013109 653","journal-title":"IEEE Transactions on Computer Aided Design"},{"key":"61_CR14","first-page":"2347","volume":"E82-A","author":"A. Khare","year":"1999","unstructured":"Khare, A., Panda, P.R., Dutt, N.D., Nicolau, A.: High-level synthesis with SDRAMs and RAMBUS DRAMs. IEICE Transactions on fundamentals of electronics, communications and computer sciences E82-A (1999) 2347\u20132355 653","journal-title":"IEICE Transactions on fundamentals of electronics, communications and computer sciences"},{"key":"61_CR15","doi-asserted-by":"publisher","first-page":"242","DOI":"10.1145\/335043.335047","volume":"5","author":"A. Sudarsanam","year":"2000","unstructured":"Sudarsanam, A., Malik, S.: Simultaneous reference allocation in code generation for dual data memory bank asips. ACM Transactions on Design Automation of Electronic Systems 5 (2000) 242\u2013264 653, 654","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"61_CR16","doi-asserted-by":"crossref","unstructured":"Saghir, M.A.R., Chow, P., Lee, C. G.: Exploiting dual data-memory banks in digital signal processors. In: International conference on Architectural Support for Programming Languages and Operating Systems, Cambridge, MA (1996) 234\u2013243 654","DOI":"10.1145\/237090.237193"},{"key":"61_CR17","doi-asserted-by":"crossref","unstructured":"Cruz, J. L., Gonzalez, A., Valero, M., Topham, N.: Multiple-banked register file architectures. In: International Symposium on Computer Architecture, Vancouver, Canada (2000) 315\u2013325 654","DOI":"10.1145\/339647.339708"},{"key":"61_CR18","doi-asserted-by":"crossref","unstructured":"Chang, H.K., Lin, Y.L.: Array allocation taking into account SDRAM characteristics. In: Asia and South Pacific Design Automation Conference, Yokohama (2000) 497\u2013502 654","DOI":"10.1145\/368434.368769"},{"key":"61_CR19","doi-asserted-by":"crossref","unstructured":"Grun, P., Dutt, N., Nicolau, A.: Memory aware compilation through accurate timing extraction. In: Design Automation Conference, Los Angeles, CA (2000) 316\u2013321 654, 659","DOI":"10.1145\/337292.337428"},{"key":"61_CR20","doi-asserted-by":"crossref","unstructured":"Grun, P., Dutt, N., Nicolau, A.: MIST: An algorithm for memory miss traffic management. In: IEEE\/ACM International Conference on Computer Aided Design, San Jose, CA (2000) 431\u2013437 654, 659","DOI":"10.1109\/ICCAD.2000.896510"},{"key":"61_CR21","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1109\/43.739054","volume":"18","author":"P.R. Panda","year":"1999","unstructured":"Panda, P.R., Dutt, N.D., Nicolau, A.: Local memory exploration and optimization in embedded systems. IEEE Transactions on Computer Aided Design 18 (1999) 3\u201313 655","journal-title":"IEEE Transactions on Computer Aided Design"},{"key":"61_CR22","doi-asserted-by":"crossref","unstructured":"Panda, P.R.: Memory bank customization and assignment in behavioral synthesis. In: Proceedings of the IEEE\/ACM International Conference on Computer Aided Design, San Jose, CA (1999) 477\u2013481 657","DOI":"10.1109\/ICCAD.1999.810697"},{"key":"61_CR23","doi-asserted-by":"crossref","unstructured":"Ramachandran, L., Gajski, D., Chaiyakul, V.: An algorithm for array variable clustering. In: European Design and Test Conference, Paris (1994) 262\u2013266 658","DOI":"10.1109\/EDTC.1994.326867"},{"key":"61_CR24","doi-asserted-by":"publisher","first-page":"101","DOI":"10.1109\/92.555990","volume":"5","author":"H. Schmit","year":"1997","unstructured":"Schmit, H., Thomas, D.E.: Synthesis of application-specific memory designs. IEEE Transactions on VLSI Systems 5 (1997) 101\u2013111 658","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"61_CR25","doi-asserted-by":"crossref","unstructured":"Jha, P. K., Dutt, N.: Library mapping for memories. In: European Design and Test Conference, Paris, France (1997) 288\u2013292 658","DOI":"10.1109\/EDTC.1997.582372"},{"key":"61_CR26","doi-asserted-by":"publisher","first-page":"433","DOI":"10.1109\/92.805750","volume":"7","author":"S. Wuytack","year":"1999","unstructured":"Wuytack, S., Catthoor, F., Jong, G.D., Man, H.D.: Minimizing the required memory bandwidth in vlsi system realizations. IEEE Transactions on VLSI Systems 7 (1999) 433\u2013441 658","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"61_CR27","unstructured":"Grun, P., Dutt, N., Nicolau, A.: Apex: Access patter based memory architecture customization. In: Proceedings International Symposium on System Synthesis, Montreal, Canada (2001) 25\u201332 658"},{"key":"61_CR28","doi-asserted-by":"crossref","unstructured":"Shackleford, B., Yasuda, M., Okushi, E., Koizumi, H., Tomiyama, H., Yasuura, H.: Memory-cpu size optimization for embedded system designs. In: Design Automation Conference. (1997) 658","DOI":"10.1145\/266021.266083"},{"key":"61_CR29","unstructured":"Tomiyama, H., Halambi, A., Grun, P., Dutt, N., Nicolau, A.: Architecture description languages for systems-on-chip design. In: Proceedings 6th Asia Pacific Conference on Chip Design Languages, Fukuoka (1999) 109\u2013116 659"},{"key":"61_CR30","doi-asserted-by":"crossref","unstructured":"Halambi, A., Grun, P., Tomiyama, H., Dutt, N., Nicolau, A.: Automatic software toolkit generation for embedded systems-on-chip. In: Proceedings ICVC\u201999, Korea (1999) 659","DOI":"10.1109\/ICVC.1999.820839"},{"key":"61_CR31","doi-asserted-by":"crossref","unstructured":"Mishra, P., Grun, P., Dutt, N., Nicolau, A.: Processor-memory co-exploration driven by a memory-aware architecture description language. In: VLSIDesign, Bangalore (2001) 659","DOI":"10.1109\/ICVD.2001.902642"},{"key":"61_CR32","doi-asserted-by":"crossref","unstructured":"Halambi, A., Grun, P., Ganesh, V., Khare, A., Dutt, N., Nicolau, A.: Expression: A language for architecture exploration through compiler\/simulator retargetability. In: Proceedings DATE\u201999, Munich, Germany (1999) 659","DOI":"10.1145\/307418.307549"},{"key":"61_CR33","unstructured":"Gonzales, A., Aliagas, C., Valero, M.: A data cache with multiple caching strategies tuned to different types of locality. In: International Conference on Supercomputing, Barcelona, Spain (1995) 338\u2013347 659"},{"key":"61_CR34","doi-asserted-by":"crossref","unstructured":"Grun, P., Dutt, N., Nicolau, A.: Access pattern based local memory customization for low power embedded systems. In: Design, Automation, and Test in Europe, Munich (2001) 659","DOI":"10.1109\/DATE.2001.915120"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing \u2014 HiPC 2002"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-36265-7_61","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,29]],"date-time":"2019-04-29T00:08:21Z","timestamp":1556496501000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-36265-7_61"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540003038","9783540362654"],"references-count":34,"URL":"https:\/\/doi.org\/10.1007\/3-540-36265-7_61","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}