{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:34:50Z","timestamp":1773246890302,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":39,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540003038","type":"print"},{"value":"9783540362654","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-36265-7_63","type":"book-chapter","created":{"date-parts":[[2007,6,9]],"date-time":"2007-06-09T19:05:25Z","timestamp":1181415925000},"page":"679-693","source":"Crossref","is-referenced-by-count":4,"title":["Low Power Distributed Embedded Systems: Dynamic Voltage Scaling and Synthesis"],"prefix":"10.1007","author":[{"given":"Jiong","family":"Luo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Niraj K.","family":"Jha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,12,18]]},"reference":[{"key":"63_CR1","doi-asserted-by":"crossref","unstructured":"S. Prakash and S. Parker \u201cSOS: Synthesis of Application-Specific Heterogeneous Multiprocessor Systems,\u201d J. Parallel & Distributed Computing, vol. 16, pp. 338\u2013351, Dec. 1992. 681","DOI":"10.1016\/0743-7315(92)90017-H"},{"key":"63_CR2","unstructured":"T.-Y Yen and W. Wolf, \u201cCommunication synthesis for distributed embedded systems,\u201d in Proc. Int. Conf. Computer-Aided Design, pp. 288\u2013294, Nov. 1995. 681"},{"key":"63_CR3","unstructured":"J. Hou and W. Wolf, \u201cPartitioning methods for hardware-software co-design,\u201d in Proc. Int. Workshop hardware\/Software Codesign, pp. 70\u201376, Mar. 1996. 681"},{"issue":"1","key":"63_CR4","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1023\/A:1008857008151","volume":"2","author":"P. Eles","year":"1997","unstructured":"P. Eles, Z. Peng, and K. Kuchcinski, \u201cSystem level hardware\/software partitioning based on simulated annealing and tabu search,\u201d Kluwer J. Design Automation for Embedded Systems, vol. 2, no. 1, pp. 5\u201332, Jan. 1997. 681","journal-title":"Kluwer J. Design Automation for Embedded Systems"},{"key":"63_CR5","doi-asserted-by":"crossref","unstructured":"Y. Li and W. Wolf, \u201cA task-level hierarchical memory model for system synthesis of multiprocessors,\u201d in Proc. Design Automation Conf., pp. 153\u2013156, June 1997. 681","DOI":"10.1145\/266021.266053"},{"key":"63_CR6","doi-asserted-by":"crossref","unstructured":"B.P. Dave, G. Lakshminarayana, and N.K. Jha, \u201cCOSYN: Hardware-software cosynthesis of embedded systems,\u201d in Proc. Design Automation Conf., pp. 703\u2013708, June 1997. 681","DOI":"10.1109\/DAC.1997.597235"},{"issue":"10","key":"63_CR7","doi-asserted-by":"publisher","first-page":"920","DOI":"10.1109\/43.728914","volume":"17","author":"R.P. Dick","year":"1998","unstructured":"R.P. Dick and N.K. Jha, \u201cMOGAC: A multiobjective genetic algorithm for hardware-software co-synthesis of hierarchical heterogeneous distributed embedded systems,\u201d IEEE Trans. Computer-Aided Design, vol. 17, no. 10, pp. 920\u2013935, Oct. 1998. 681","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"63_CR8","doi-asserted-by":"crossref","unstructured":"L. Shang and N.K. Jha, \u201cHardware-software co-synthesis of low power real-time distributed embedded systems with dynamically reconfigurable FPGAs,\u201d in Proc. Int. Conf. VLSI design, pp. 345\u2013352, Jan. 2002. 682","DOI":"10.1109\/ASPDAC.2002.994946"},{"key":"63_CR9","doi-asserted-by":"crossref","unstructured":"J. Henkel and Y. Li, \u201cEnergy-conscious HW\/SW-partitioning of embedded systems: A case study of an MPEG-2 encoder,\u201d in Proc. Int. Wkshp. HW\/SW Codesign, pp. 23\u201327, Mar. 1998. 683","DOI":"10.1145\/278241.278292"},{"key":"63_CR10","doi-asserted-by":"crossref","unstructured":"Y. Li and J. Henkel, \u201cA framework for estimating and minimizing energy dissipation of embedded HW\/SW systems,\u201d in Proc. Design Automation Conf., pp. 188\u2013193, June 1998. 683","DOI":"10.1145\/277044.277097"},{"key":"63_CR11","doi-asserted-by":"crossref","unstructured":"J. Henkel, \u201cA low power hardware\/software partitioning approach for core-based embedded systems,\u201d in Proc. Design Automation Conf., pp. 122\u2013127, June 1999. 683","DOI":"10.1145\/309847.309896"},{"key":"63_CR12","doi-asserted-by":"crossref","unstructured":"R.P. Dick and N.K. Jha, \u201cMOCSYN: Multiobjective core-based single-chip system synthesis,\u201d in Proc. Design, Automation & Test in Europe Conf., pp. 263\u2013270, Mar. 1999. 683","DOI":"10.1145\/307418.307502"},{"key":"63_CR13","unstructured":"Y. Fei and N. K. Jha, \u201cFunctional partitioning for low-power distributed systems of systems-on-a-chip,\u201d in Proc. Int. Conf. VLSI Design, pp. 274\u2013279, Jan. 2002. 684"},{"key":"63_CR14","doi-asserted-by":"crossref","unstructured":"R.P. Dick and N.K. Jha, \u201cCOWLS: Hardware-software co-synthesis of distributed wireless low-power embedded client-server systems,\u201d in Proc. Int. Conf. VLSI Design, pp. 114\u2013120, Jan. 2000. 684","DOI":"10.1109\/ICVD.2000.812594"},{"key":"63_CR15","doi-asserted-by":"crossref","unstructured":"K. A. Bowman, B. L. Austin, J.C. Eble, X. Tang, and J. D. Meindl, \u201cA physical alpha-power law MOSFET model,\u201d IEEE J. Solid-State Circuits, vol. 34, pp. 1410\u20131414, Oct. 1999. 685","DOI":"10.1109\/4.792617"},{"key":"63_CR16","doi-asserted-by":"crossref","unstructured":"F. Yao, A. Demers, and S. Shenker, \u201cA scheduling model for reduced CPU energy,\u201d in Proc. Symp. Foundations of Computer Science, pp. 374\u2013382, Oct. 1995. 685, 686","DOI":"10.1109\/SFCS.1995.492493"},{"key":"63_CR17","doi-asserted-by":"crossref","unstructured":"N.K. Jha, \u201cLowp ower system scheduling and synthesis,\u201d in Proc. Int. Conf. Computer-Aided Design, pp. 259\u2013263, Nov. 2001. 685","DOI":"10.1109\/ICCAD.2001.968629"},{"key":"63_CR18","doi-asserted-by":"crossref","unstructured":"A. Manzak and C. Chakrabarti, \u201cVariable voltage task scheduling algorithms for minimizing energy,\u201d in Proc. Int. Symp. Low Power Electronics & Design, pp. 279\u2013282, Aug. 2001. 685","DOI":"10.1145\/383082.383168"},{"key":"63_CR19","doi-asserted-by":"crossref","unstructured":"C. Hsu, U. Kremer, and M. Hsiao, \u201cCompiler-directed dynamic voltage\/frequency scheduling for energy reduction in microprocessors,\u201d in Proc. Int. Symp. Low Power Electronics & Design, pp. 275\u2013280, Aug. 2001. 685","DOI":"10.1145\/383082.383165"},{"key":"63_CR20","doi-asserted-by":"crossref","unstructured":"T. Pering, T. Burd, and R. Brodersen, \u201cThe simulation and evaluation of dynamic voltage scaling algorithms,\u201d in Proc. Int. Symp. Low Power Electronics & Design, pp. 76\u201381, Aug. 1998. 685","DOI":"10.1145\/280756.280790"},{"issue":"12","key":"63_CR21","doi-asserted-by":"publisher","first-page":"1702","DOI":"10.1109\/43.811318","volume":"18","author":"I. Hong","year":"1999","unstructured":"I. Hong, D. Kirovski, G. Qu, M. Potkonjak, and M. B. Srivastava, \u201cPower optimization of variable-voltage core-based systems,\u201d IEEE Trans. Computer-Aided Design, vol. 18, no. 12, pp. 1702\u20131714, Dec. 1999. 685","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"63_CR22","doi-asserted-by":"crossref","unstructured":"G. Quan and X. Hu, \u201cEnergy e.cient.xed-priority scheduling for real-time systems on variable voltage processors,\u201d in Proc. Design Automation Conf., pp. 828\u2013833, June 2001. 685","DOI":"10.1145\/378239.379074"},{"key":"63_CR23","doi-asserted-by":"crossref","unstructured":"J. Pouwelse, K. Langendoen, and H. Sips, \u201cEnergy priority scheduling for variable voltage processors,\u201d in Proc. Int. Symp. Low Power Electronics & Design, pp. 28\u201335, Aug. 2001. 685","DOI":"10.1145\/383082.383089"},{"key":"63_CR24","doi-asserted-by":"crossref","unstructured":"N. Bambha, S. S. Bhattacharyya, J. Teich, and E. Zitzler, \u201cHybrid search strategies for dynamic voltage scaling in embedded multiprocessors,\u201d in Proc. Int. Workshop Hardware\/Software Co-Design, pp. 243\u2013248, Apr. 2001. 686","DOI":"10.1145\/371636.371744"},{"key":"63_CR25","doi-asserted-by":"crossref","unstructured":"Y. Zhang, X. Hu, and D. Chen, \u201cTask scheduling and voltage selection for energy minimization,\u201d in Proc. Design Automation Conf., pp. 183\u2013188, June 2002. 686","DOI":"10.1145\/513918.513966"},{"key":"63_CR26","doi-asserted-by":"publisher","first-page":"506","DOI":"10.1109\/71.503776","volume":"7","author":"Y. Kwok","year":"1996","unstructured":"Y. Kwok and I. Ahmad, \u201cDynamic critical-path scheduling: An effective technique for allocating task graphs to multiprocessors,\u201d IEEE Trans. Parallel & Distributed Systems, vol. 7, no. 5, pp. 506\u2013521, May 1996. 686","journal-title":"IEEE Trans. Parallel & Distributed Systems"},{"key":"63_CR27","doi-asserted-by":"crossref","unstructured":"F. Gruian and K. Kuchcinski, \u201cLEneS: Task-scheduling for low-energy systems using variable voltage processors,\u201d in Proc. Asian South Pacific Design Automation Conf., pp. 449\u2013455, Jan. 2001. 686","DOI":"10.1145\/370155.370511"},{"key":"63_CR28","doi-asserted-by":"crossref","unstructured":"M.T. Schmitz and B.M. Al-Hashimi,\u201cConsidering power variations of DVS processing elements for energy minimisation in distributed systems,\u201d in Proc. Int. Symp. System Synthesis, pp. 250\u2013255, Oct. 2001. 686, 688","DOI":"10.1145\/500001.500060"},{"key":"63_CR29","unstructured":"J. Luo and N.K. Jha, \u201cStatic and dynamic variable voltage scheduling algorithms for real-time heterogeneous distributed embedded systems,\u201d in Proc. Asian and South Pacific Design Automation Conf., pp. 719\u2013724, Apr. 2002. 686, 687, 688"},{"key":"63_CR30","unstructured":"J. Luo and N.K. Jha, \u201cVariable voltage joint scheduling of periodic task graphs and aperiodic tasks in real-time distributed embedded systems,\u201d Tech. Rep. CEJ02-002, Dept. of Electrical Engineering, Princeton Univ., Apr. 2002. 686, 688"},{"key":"63_CR31","unstructured":"J. Luo and N.K. Jha, \u201cPower-profile driven variable voltage scaling for heterogeneous distributed real-time embedded systems,\u201d Tech. Rep. CE-J02-001, Dept. of Electrical Engineering, Princeton Univ., Jan. 2002. 687"},{"key":"63_CR32","doi-asserted-by":"crossref","unstructured":"C. Partel, S. Chai, S. Yalamanchili, and D. Schimmel, \u201cPower-constrained design of multiprocessor interconnection networks,\u201d inProc. Int. Conf. Computer Design, pp. 408\u2013416, Oct. 1997. 689","DOI":"10.1109\/ICCD.1997.628902"},{"key":"63_CR33","unstructured":"H. Wang, L.-S. Peh, and S. Malik, \u201cA power model for routers: Modeling Alpha 21364 and InfiniBand routers,\u201d in Proc. Hot Interconnects 10, Aug. 2002. 689"},{"key":"63_CR34","doi-asserted-by":"crossref","unstructured":"S. Mukherjee, P. Bannon, S. Lang, A. Spink, and D. Webb, \u201cThe ALPHA 21364 network architecture,\u201d in Proc. Hot Interconnects 9, Aug. 2001. 689","DOI":"10.1109\/40.988687"},{"issue":"11","key":"63_CR35","doi-asserted-by":"publisher","first-page":"1600","DOI":"10.1109\/4.881205","volume":"35","author":"G. Wei","year":"2000","unstructured":"G. Wei, J. Kim, D. Liu, S. Sidiropoulos, and M. Horowitz, \u201cA variable-frequency parallel I\/O interface with adaptive power-supply regulation,\u201d J. Solid-State Circuits, vol. 35, no. 11, pp. 1600\u20131610, Nov. 2000. 689","journal-title":"J. Solid-State Circuits"},{"key":"63_CR36","doi-asserted-by":"crossref","unstructured":"J. Kim and M. Horowitz \u201cAdaptive supply serial links with sub-1V operation and per-pin clock recovery,\u201d in Proc. Int. Solid-State Circuits Conf., pp. 216\u2013217, Feb. 2002. 689","DOI":"10.1109\/JSSC.2002.803937"},{"key":"63_CR37","doi-asserted-by":"crossref","unstructured":"J. Kim and M. Horowitz, \u201cAn effcient digital sliding controller for adaptive power supply regulation,\u201d in Proc. Int. Symp. VLSI Circuits, pp. 133\u2013136, June 2001. 689","DOI":"10.1109\/VLSIC.2001.934218"},{"issue":"2","key":"63_CR38","first-page":"2","volume":"1","author":"L. Shang","year":"2002","unstructured":"L. Shang, L.-S. Peh and N. K. Jha, \u201cPower-efficient interconnection networks: dynamic voltage scaling with links,\u201d Computer Architecture Letters, vol. 1, no. 2, pp. 2\u20135, July 2002. 689, 690","journal-title":"Computer Architecture Letters"},{"key":"63_CR39","doi-asserted-by":"crossref","unstructured":"S.M. Martin, K. Flautner, T. Mudge, and D. Blaauw, \u201cCombined dynamic voltage scaling and adaptive body biasing for lowp ower microprocessors under dynamic workloads,\u201d in Proc. Int. Conf. Computer-Aided Design, Nov. 2002. 690","DOI":"10.1145\/774572.774678"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing \u2014 HiPC 2002"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-36265-7_63","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,17]],"date-time":"2025-01-17T04:38:11Z","timestamp":1737088691000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-36265-7_63"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540003038","9783540362654"],"references-count":39,"URL":"https:\/\/doi.org\/10.1007\/3-540-36265-7_63","relation":{},"ISSN":["0302-9743"],"issn-type":[{"value":"0302-9743","type":"print"}],"subject":[],"published":{"date-parts":[[2002]]}}}