{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,18]],"date-time":"2025-01-18T05:04:40Z","timestamp":1737176680389,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540003038"},{"type":"electronic","value":"9783540362654"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-36265-7_8","type":"book-chapter","created":{"date-parts":[[2007,6,9]],"date-time":"2007-06-09T19:05:25Z","timestamp":1181415925000},"page":"79-88","source":"Crossref","is-referenced-by-count":1,"title":["Dead-Block Elimination in Cache: A Mechanism to Reduce I-cache Power Consumption in High Performance Microprocessors"],"prefix":"10.1007","author":[{"given":"Mohan G.","family":"Kabadi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Natarajan","family":"Kannan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Palanidaran","family":"Chidambaram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Suriya","family":"Narayanan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Subramanian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ranjani","family":"Parthasarathi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,12,18]]},"reference":[{"key":"8_CR1","doi-asserted-by":"crossref","unstructured":"Michael K Gowan, Larry L Biro and Daniel B Jackson: \u201cPower Considerations in the Design of the Alpha 21264 Microprocessor,\u201d DAC98, San Francisco, CA, 1998, pp 726\u2013731. 79","DOI":"10.1145\/277044.277226"},{"key":"8_CR2","doi-asserted-by":"crossref","unstructured":"Trevor Mudge: \u201cPower: A First class Design Constraint for Future Architectures,\u201d IEEE Conference, HiPC, India, 2000, pp 215\u2013224. 79","DOI":"10.1007\/3-540-44467-X_20"},{"key":"8_CR3","first-page":"70","volume-title":"ISLPED","author":"N. Bellas","year":"1998","unstructured":"Nikolaos Bellas, Ibrahim Hajj, Constantine Polychronopoulos and George Stamoulis: \u201cArchitectural and Compiler support for Energy Reduction in the Memory Hierarchy of High Performance Microprocessors,\u201d ISLPED, ACM Press New York, USA, 1998, pp 70\u201375. 79, 80"},{"key":"8_CR4","doi-asserted-by":"crossref","unstructured":"Michael D Powell, Se-Hyun Yang Babak Falsa., Kaushik Roy and T N Vijayakumar: \u201cGated-Vdd: A circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories,\u201d ISLPED, 2000, pp 90\u201395. 79, 80, 81, 82","DOI":"10.1145\/344166.344526"},{"key":"8_CR5","unstructured":"Se-Hyun Yang, Michael D Powell, Babak Falsa., Kaushik Roy and T N Vijayakumar: \u201cAn Integrated Circuit\/Architectural Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches,\u201d Proceedings of the International Symposium on High Performance Computer Architecture (HPCA), Jan 2001. 79, 80, 81, 82"},{"key":"8_CR6","first-page":"27695","volume-title":"Adaptive Mode-Control: A Low-Leakage, Power-Efficient Cache Design","author":"H. Zhou","year":"2000","unstructured":"Huiyang Zhou, Mark C Toburen, Eric Rottenberg and Thomas M Conte: \u201cAdaptive Mode-Control: A Low-Leakage, Power-Efficient Cache Design,\u201d TR, Dept. of Electrical amp; Computer Engg. North Carolina State University, Raleigh, NC, 27695\u20137914, Nov 2000. 79, 80, 81, 82"},{"key":"8_CR7","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1145\/313817.313860","volume-title":"ISLPED","author":"K. Ghose","year":"1999","unstructured":"Kanad Ghose and Milind B Kamble: \u201cReducing Power in Superscalar Processor Caches Using Subbanking, Multiple Line Buffers and Bit-Line Segmentation,\u201d ISLPED, ACM Press, New York, USA, 1999, pp 70\u201375. 79"},{"key":"8_CR8","unstructured":"Hongbo Yang, Guang R Gao, Andres Marquez, George Cai and Ziang Hu: \u201cPower and Energy Impact by Loop Transformations,\u201d http:\/\/research.ac.upc.es\/-pact01\/colp\/paper12.pdf 79, 80"},{"key":"8_CR9","doi-asserted-by":"crossref","unstructured":"Stefanos Kaxiras, Zhigang Hu, Girija Narlikar and Rae McLellan: \u201cCache-Line Decay: A Mechanism to Reduce Cache Leakage Power,\u201d IEEE workshop on Power Aware Computer Systems (PACS), Cambridge, MA, USA, 2000, pp 82\u201396. 79, 81, 85","DOI":"10.1007\/3-540-44572-2_7"},{"issue":"11","key":"8_CR10","doi-asserted-by":"publisher","first-page":"1154","DOI":"10.1109\/12.966492","volume":"50","author":"V. Delaluz","year":"2001","unstructured":"Victor Delaluz, Mahmut Kandemir, N Vijayakrishna, Anand Sivasubramanian and Mary Jane Irwin: \u201cHardware and Software Techniques for Controlling DRAM Power Modes,\u201d IEEE Trans. on Computers, Vol.50, No11, Nov 2001, pp 1154\u20131173. 80","journal-title":"IEEE Trans. on Computers"},{"key":"8_CR11","doi-asserted-by":"crossref","unstructured":"Krishna V Palem, Rodric M Rabbah, Vincent J Mooney III, Pinar Kormatz and Kiran Puttaswamy: \u201cDesign Space Optimization of Embedded Memory Systems via Data Remapping,\u201d CREST-TR-02-003 GIT-CC-02-011, Feb 2002. 80","DOI":"10.1145\/513829.513836"},{"key":"8_CR12","doi-asserted-by":"crossref","unstructured":"John Hennessy: \u201cThe Future of Systems Research,\u201d IEEE Computers, Aug 1999, pp 27\u201333. 80","DOI":"10.1109\/2.781631"},{"key":"8_CR13","doi-asserted-by":"crossref","unstructured":"J. Kin, M. Gupta and W. Mangione-Smith: \u201cThe Filter Cache: An Energy Efficient Memory Structure,\u201d Proc. IEEE Int\u2019l Symp. Microarchitecture, IEEE CS Press, 1997, pp 184\u2013193. 80","DOI":"10.1109\/MICRO.1997.645809"},{"key":"8_CR14","unstructured":"Alfred V Aho, Ravi Sethi and Jeffrey D Ulman: \u201cCompilers: Principles, Techniques and Tools,\u201d Addison-Wesley, ISBN: 817-808-046-X, Third Indian Reprint 2000. 82"},{"issue":"3","key":"8_CR15","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1145\/268806.268810","volume":"25","author":"Doug Burger","year":"1997","unstructured":"D Burger, Todd M Austin: \u201cThe Simplescalar Tool Set, version 2.0:,\u201d CSD Technical Report #1342. University of Wisconsin-Madison, June 1997. 83","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"8_CR16","unstructured":"\u201cSPEC CPU 2000 benchmark suite,\u201d http:\/\/www.spec.org 79, 83"},{"key":"8_CR17","first-page":"240","volume-title":"Proc. of Int\u2019l Symp. Computer Architecture","author":"S. Kaxiras","year":"2001","unstructured":"Stefanos Kaxiras, Zhigang Hu and Margaret Martonosi: \u201cCache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power,\u201d Proc. of Int\u2019l Symp. Computer Architecture, ISCA, ACM Press, New York, USA, 2001, pp 240\u2013251. 79, 81"},{"key":"8_CR18","unstructured":"Suleyman Sair and Mark Charney: \u201cMemory Behavior of the SPEC2000 Benchmark Suite,\u201d Technical Report, IBM, 2000. 86"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing \u2014 HiPC 2002"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-36265-7_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,17]],"date-time":"2025-01-17T04:37:37Z","timestamp":1737088657000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-36265-7_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540003038","9783540362654"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/3-540-36265-7_8","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}